IP Library › Patent Application 60857467
Patent Application Provisional
App. No. 60/857,467 · Confirmation No. 4164

PVT compensated dynamic auto-calibration scheme for simplifying high performance DDR3 memory interface design in FPGAs

Provisional Application Expired
⬇ PDF
 Code Description Pages PDF
2006-11-20 APP.FILE.REC Filing Receipt 3 View
2006-11-06 TRNA Transmittal of New Application 3 View
2006-11-06 SPEC Specification 13 View
2006-11-06 CLM Claims 1 View
2006-11-06 ABST Abstract 1 View
2006-11-06 WFEE Fee Worksheet (SB06) 1 View
2006-11-06 ADS Application Data Sheet 5 View
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this application's details
Quick Facts
App. No.
60/857,467
Filed
2006-11-06