IP Library Granted Patent US 7,067,390
Granted Patent B2
US 7,067,390 · App. 10/889,480 · Granted Jun 27, 2006

Method for forming isolation layer of semiconductor device

Assignee: Hynix Semiconductor Inc.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,067,390
App. No.
10/889,480
Granted
Jun 27, 2006
Kind
B2
Abstract

Disclosed is a method for forming an isolation layer of a semiconductor device. The method includes the steps of providing a semiconductor substrate having a predetermined isolation region, sequentially forming a pad oxide layer and a pad nitride layer exposing the predetermined isolation region on the semiconductor substrate, forming a trench through etching the semiconductor substrate by a predetermined thickness using the pad nitride layer as a mask, forming a wall oxide layer at a side wall of the trench, sequentially forming a nitride layer and an oxide layer on a trench structure including the wall oxide layer, forming an Al 2 O 3 layer on an entire surface of a resultant structure, planarizing the Al 2 O 3 layer through polishing the Al 2 O 3 layer, and forming the isolation layer by removing the pad nitride layer.

Claims (18)

1. A method for forming an isolation layer of a semiconductor device, the method comprising the steps of:

i) providing a semiconductor substrate having a predetermined isolation region;

ii) sequentially forming a pad oxide layer and a pad nitride layer exposing the predetermined isolatIon region on the semiconductor substrate;

iii) forming a trench through etching the semiconductor substrate by a predetermined thickness using the pad nitride layer as a mask;

iv) forming a wall oxide layer at a side wall of the trench;

v) sequentially forming a nitride layer and an oxide layer on a trench structure including the wall oxide layer;

vi) forming an Al 2 O 3 layer on an entire surface of a resultant structure, wherein the Al 2 O 3 layer has a wet etch rate less than 0.5 Å /sec in HF solution having a ratio of 50:1 to prevent damage to the Al 2 O 3 layer during a subsequent wet etching step;

vii) planarizing the Al 2 O 3 layer through polishing the Al 3 O 3 layer, and

viii) removing the pad nitride layer and the pad oxide layer by one or more wet etching processes without damaging the Al 2 O 3 layer.

2. The method as claimed in claim 1 , wherein the Al 2 O 3 layer is deposited under a temperature of about 300˜500° C.

3. The method as claimed in claim 1 , wherein the Al 2 O 3 layer is deposited under a pressure of about 0.1˜5 torr.

4. The method as claimed in claim 1 , wherein a deposition process for the Al 2 O 3 layer is carried out in single type equipment or batch type equipment.

5. The method as claimed in claim 1 , wherein the Al 2 O 3 layer is formed by using one of trimethyl-aluminum and triethyl-aluminum as a source.

6. The method as claimed in claim 1 , wherein the pad oxide layer is removed by dipping the substrate having the layers formed thereon in a fluoride acid solution.

7. The. method as claimed in claim 1 , wherein the Al 2 O 3 layer is formed through depositing triethyl-aluminum as a source gas at a temperature of 300 to 500 degree Celsius at a pressure of 0.1 to 5 torr.

8. The method as claimed in claim 1 , wherein the Al 2 O 3 layer is formed through depositing trimethyl-aluminum as a source gas at a temperature of 300 to 500 degree Celsius at a pressure of 0.1 to 5 torr.

9. The method as claimed in claim 7 further comprising the step of forming a gate oxide layer on the substrate and the isolation layer.

10. The method as claimed in claim 8 further comprising the step of forming a polycrystalline silicon layer on the gate oxide layer.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 9, 2014
From: SK HYNIX INC
To: INTELLECTUAL DISCOVERY CO., LTD.
Reel/Frame 032421/0488 →
CHANGE OF NAME Recorded Mar 9, 2014
From: HYNIX SEMICONDUCTOR, INC.
To: SK HYNIX INC
Reel/Frame 032421/0496 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 12, 2004
From: KIM, SU HO; JI, YUN HYUCK
To: HYNIX SEMICONDUCTOR INC.
Reel/Frame 015573/0381 →
Priority Claims (1)
KR 10-2003-0084920 · Nov 27, 2003 · national
Continuity (1)
Related Publication 20050118786A1 · Jun 2, 2005