IP Library › Granted Patent US 7,082,452
Granted Patent B2
US 7,082,452 · App. 10/228,526 · Granted Jul 25, 2006

Galois field multiply/multiply-add/multiply accumulate

Assignee: Analog Devices, Inc.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,082,452
App. No.
10/228,526
Granted
Jul 25, 2006
Kind
B2
Abstract

A Galois field multiply/multiply-add/multiply-accumulate system includes a multiplier circuit for multiplying two polynomials with coefficients over a Galois field to obtain their product; a Galois field linear transformer circuit responsive to the multiplier circuit for predicting the modulo remainder of the polynomial product for an irreducible polynomial; a storage circuit for supplying to the Galois field linear transformer circuit a set of coefficient for predicting the modulo remainder for a predetermined irreducible polynomial; and a Galois field adder circuit for adding the product of the multiplier circuit with a third polynomial with coefficients over a Galois field for performing the multiplication and add operations in a single cycle.

Claims (22)

1. A Galois field multiply/multiply-add/multiply-accumulate system comprising:

a multiplier circuit for multiplying two polynomials with coefficients over a Galois field to obtain their product;

a Galois field linear transformer circuit having a plurality of cells and responsive to said multiplier circuit for predicting the modulo remainder of the polynomial product for an irreducible polynomial;

a storage circuit configured to independently program each of said cells for supplying to said Galois field linear transformer circuit a set of coefficients for predicting the modulo remainder for a predetermined irreducible polynomial; and

a Galois field adder circuit for adding said product of said multiplier circuit with a third polynomial with coefficients over a Galois field for performing the multiply and add operations in a single cycle.

2. The Galois field multiply/multiply-add/multiply-accumulate system of claim 1 in which said third polynomial is the additive identity polynomial and the add operation is nulled.

3. The Galois field multiply/multiply-add/multiply-accumulate system of claim 1 in which said multiplier circuit product is recursively fed back as the third polynomial and said adder circuit performs a multiply-accumulate operation.

4. The Galois field multiply/multiply-add/multiply-accumulate system of claim 1 in which said multiplication product is delivered to a first output register and the multiply-add/multiply-accumulate result is delivered to a second output register.

5. The Galois field multiply/multiply-add/multiply-accumulate system of claim 1 in which said Galois field adder circuit includes a plurality of adder cells associated with said Galois field linear transformer circuit for combining said third polynomial with the product of the first and second in one cycle.

6. The Galois field multiply/multiply-add/multiply-accumulate system of claim 5 in which said Galois field adder circuit includes a gate associated with each of said adder cells for inhibiting the adding of said third polynomial to the product of said first and second polynomials to null the add operation.

7. A Galois field multiply/multiply-add/multiply-accumulate system comprising:

a multiplier circuit for multiplying two polynomials with coefficients over a Galois field to obtain their product;

a Galois field linear transformer circuit responsive to said multiplier circuit for predicting the modulo remainder of the polynomial product for an irreducible polynomial;

a storage circuit for supplying to said Galois field linear transformer circuit a set of coefficients for predicting the modulo remainder for a predetermined irreducible polynomial; and

a Galois field adder circuit for adding said product of said multiplier circuit with a third polynomial with coefficients over a Galois field for performing the multiply and add operations in a single cycle, said multiplication product delivered to a first output register and the multiply-add/multiply-accumulate result delivered to a second output register.

8. A Galois field multiply/multiply-add/multiply-accumulate system comprising:

a multiplier circuit for multiplying two polynomials with coefficients over a Galois field to obtain their product;

a Galois field linear transformer circuit responsive to said multiplier circuit for predicting the modulo remainder of the polynomial product for an irreducible polynomial;

a storage circuit for supplying to said Galois field linear transformer circuit a set of coefficients for predicting the modulo remainder for a predetermined irreducible polynomial; and

a Galois field adder circuit for adding said product of said multiplier circuit with a third polynomial with coefficients over a Galois field for performing the multiply and add operations in a single cycle, said Galois field adder circuit including:

a plurality of adder cells associated with said Galois field linear transformer circuit for combining said third polynomial with the product of the first and second in one cycle, and

a gate associated with each of said adder cells for inhibiting the adding of said third polynomial to the product of said first and second polynomials to null the add operation.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 26, 2002
From: STEIN, YOSEF; SAPIR, YANIV; PRIMO, HAIM
To: ANALOG DEVICES, INC.
Reel/Frame 013238/0001 →
Continuity (5)
Provisional Application 6034171100 · Dec 18, 2001
Provisional Application 6034163500 · Dec 18, 2001
Provisional Application 6033466200 · Nov 30, 2001
Provisional Application 6033451000 · Nov 30, 2001
Related Publication 20030110196A1 · Jun 12, 2003