IP Library › Granted Patent US 7,123,251
Granted Patent B2
US 7,123,251 · App. 10/435,473 · Granted Oct 17, 2006

Image display device

Assignee: Hitachi Displays, Ltd.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,123,251
App. No.
10/435,473
Granted
Oct 17, 2006
Kind
B2
Abstract

The present invention aims at acquiring a display device with no brightness irregularities of display. A plurality of drain signal lines are formed in parallel on a pixel-forming-side surface of a substrate. With respect to the respective drain signal lines, a plurality of drain signal lines which are arranged close to each other are formed into each group, and one ends of the respective drain signal lines which are formed into each group are converged together, are extended and are connected to an output terminal of a semiconductor integrated circuit which constitutes a video signal drive circuit. A bus line for supplying reference signals to respective pixels is formed on at least an outer profile side of a mass of pixels at the video signal drive circuit side. The first power supply lines start from both sides of the semiconductor integrated circuit, run outside the drain signal lines which are formed into groups and are connected to the bus line. Second power supply lines start from both sides of the semiconductor integrated circuit, reach portions of the bus line corresponding to an approximately center portion of the drain signal lines which are formed into groups and are connected to the bus line.

Claims (33)

1. An image display device comprising:

a plurality of drain signal lines formed in parallel on a pixel-forming-side surface of a substrate, said plurality of drain signal lines being arranged close to each other and are formed into groups, and first ends of the respective group of drain signal lines converging together and connecting to an output terminal of a semiconductor integrated circuit which constitutes a video signal drive circuit;

a bus line for supplying reference signals to respective pixels is formed at least on an outer profile of a mass of the pixels;

first power supply lines formed to extend from both sides of said semiconductor integrated circuit to said bus line along the outside of said respective group of drain signal lines in a plan view; and

second power supply lines formed to extend from said both sides of said semiconductor integrated circuit to said the bus line at an approximate center portion of said respective group of drain signal lines in the plan view.

2. An image display device according to claim 1 , wherein said image display device further includes third power supply lines, and

said third power supply lines are formed to extend from said both sides of said semiconductor integrated circuit to the bus line at a position between a connection portion of said first power supply lines with the bus line and a connection portion of said second power supply lines with the bus line.

3. An image display device according to claim 1 , wherein said second power supply lines are formed of a layer different from a layer said drain signal lines formed from with an insulation film in-between.

4. An image display device according to claim 1 , wherein the number of said drain signal lines which are formed into said respective group is an even number.

5. An image display device comprising:

a plurality of gate signal lines formed in parallel on a pixel-forming-side surface of a substrate, said plurality of gate signal lines being arranged close to each other and formed into groups, and first ends of the respective group of gate signal lines converging together and connecting to an output terminal of a semiconductor integrated circuit which constitutes a scanning signal drive circuit;

a bus line for supplying reference signals to respective pixels formed on at least an outer profile of a mass of the pixels;

first power supply lines formed to extend from both sides of said semiconductor integrated circuit to said bus line along the outside of said respective group of gate signal lines in a plan view; and

second power supply lines are formed to extend from both sides of said semiconductor integrated circuit to the bus line at an approximate center portion of said respective group of date signal lines in the plan view.

6. An image display device according to claim 5 , wherein said image display device further includes third power supply lines, and

said third power supply lines are formed to extend from both sides of said semiconductor integrated circuit to the bus line at a position between connection portions of said first power supply line with the bus line and connection portions of said, second power supply line with the bus line.

7. An image display device according to claim 6 , wherein said second power supply lines are formed of a layer different from a layer said gate signal lines formed from with an insulation film in-between.

8. An image display device according to claim 6 , wherein the number of said gate signal lines which are formed into said respective group is an even number.

9. An image display device according to claim 5 , wherein said second power supply lines are formed of a layer different from a layer said gate signal lines formed from with an insulation film in-between.

10. An image display device according to claim 5 , wherein the number of said gate signal lines which are formed into said respective group is an even number.

11. An image display device comprising:

a plurality of signal lines formed in parallel on a pixel-forming-side surface of a substrate, said plurality of signal lines being arranged close to each other and formed into groups, and first ends of the respective group of signal lines converging together and connecting to an output terminal of a semiconductor integrated circuit which constitutes a signal drive circuit and is mounted on the substrate; and

a bus line for supplying reference signals to respective pixels formed on at least an outer profile of a mass of the pixels,

said reference signals are supplied to the bus line through a power supply line formed on a mounting region of said semiconductor integrated circuit.

12. An image display device according to claim 11 , wherein said power supply line is constituted of a plurality of power supply lines.

13. An image display device comprising:

a plurality of signal lines formed in parallel on a pixel-forming-side surface of a substrate,

a plurality of signal lines being arranged close to each other and formed into groups, and

first ends of the respective group of signal lines converging together and connecting to an output terminal of a semiconductor integrated circuit which constitutes a signal drive circuit,

said semiconductor integrated circuit configured to include a resin substrate, a semiconductor chip mounted on said resin substrate, and a wiring layer for pulling out terminals of said semiconductor chip to a surface of said resin substrate,

a bus line for supplying reference signals to respective pixels formed on at least an outer profile of a mass of the pixels, wherein

said reference signals are supplied to the bus line through power supply lines formed on a surface of said resin substrate of said semiconductor integrated circuit.

14. An image display device according to claim 13 , wherein said power supply lines are formed on the surface of said resin substrate of said semiconductor integrated circuit opposite to the surface on which said wiring layer is formed.

Assignments (7)
CHANGE OF NAME Recorded Nov 17, 2023
From: HITACHI DISPLAYS, LTD.
To: JAPAN DISPLAY EAST, INC.
Reel/Frame 065614/0223 →
CHANGE OF NAME Recorded Nov 17, 2023
From: JAPAN DISPLAY EAST, INC.
To: JAPAN DISPLAY, INC.
Reel/Frame 065614/0644 →
CHANGE OF ADDRESS Recorded Nov 17, 2023
From: JAPAN DISPLAY, INC.
To: JAPAN DISPLAY, INC.
Reel/Frame 065654/0250 →
NUNC PRO TUNC ASSIGNMENT Recorded Nov 17, 2023
From: PANASONIC LIQUID CRYSTAL DISPLAY CO., LTD.
To: PANASONIC INTELLECTUAL PROPERTY CORPORATION OF AMERICA
Reel/Frame 065615/0327 →
COMPANY SPLIT PLAN TRANSFERRING FIFTY (50) PERCENT SHARE OF PATENTS Recorded Oct 14, 2011
From: HITACHI DISPLAYS, LTD.
To: IPS ALPHA SUPPORT CO., LTD.
Reel/Frame 027063/0019 →
MERGER Recorded Oct 14, 2011
From: IPS ALPHA SUPPORT CO., LTD.
To: PANASONIC LIQUID CRYSTAL DISPLAY CO., LTD.
Reel/Frame 027063/0139 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 12, 2003
From: ISHII, MASAHIRO; NAKAYOSHI, YOSHIAKI; MATSUDA, MASAAKI; YANAGAWA, KAZUHIKO
To: HITACHI DISPLAYS, LTD.
Reel/Frame 014065/0348 →
Priority Claims (1)
JP 2002-139730 · May 15, 2002 · national
Continuity (1)
Related Publication 20030214500A1 · Nov 20, 2003