IP Library › Granted Patent US 7,167,936
Granted Patent B2
US 7,167,936 · App. 10/348,421 · Granted Jan 23, 2007

Circuit board having an integrated circuit for high-speed data processing

Assignee: Infineon Technologies AG
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,167,936
App. No.
10/348,421
Granted
Jan 23, 2007
Kind
B2
Abstract

Circuit board having a plurality of bus lines ( 6 ), which run on the circuit board ( 1 ) essentially parallel to a preferred direction of the circuit board ( 1 ), and having at least one integrated circuit ( 3 ) for the high-speed data processing of data, which integrated circuit is arranged on the circuit board ( 1 ), is integrated in a housing ( 4 ) having a plurality of housing sides ( 5 ) and has a plurality of parallel interfaces for connection to the bus lines ( 6 ), in which case the housing sides ( 5 ) of the integrated circuits ( 3 ) are oriented at an inclination with respect to the preferred direction of the circuit board ( 2 ).

Claims (9)

1. High-speed line card for a switchgear cabinet having:

(a) at least one plug for connection to the switchgear cabinet;

(b) at least one circuit for the high-speed data processing of data, which circuit is arranged on the line card and is integrated in a housing;

(c) the integrated circuit having at least one parallel interface provided at a housing side for receiving data from the plug via a bus and at least parallel interface provided at a further housing side for outputting data to a parallel/serial converter via a bus;

(d) the buses each having a plurality of bus lines running parallel to an edge of the line card for the transmission of data with a data transmission rate of more than one gigabit per second, wherein each bus line has a bend having a bend angle and the bend angle is dependent on an inclination angle of the housing sides of the integrated circuit with respect to the edge of the line card, and

(e) the housing sides of the integrated circuit, for the purpose of minimizing the propagation time differences between the data signals transmitted on the bus lines, being oriented at an inclination at a specific angle with respect to the edge of the line card.

2. Line card according to claim 1 , wherein the housing sides of the circuits integrated thereon are oriented at an inclination at an angle of 45° with respect to the edge of the line card.

3. Line card according to claim 1 , wherein the bus lines additionally have meander-shaped arcs including one or more angled bends for compensating for propagation time differences.

4. Line card according to claim 1 , wherein the propagation time differences between the bus lines have at least the duration of a data bit of the transmitting data signal.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 30, 2003
From: LINDT, PAUL
To: INFINEON TECHNOLOGIES AG
Reel/Frame 014657/0510 →
Priority Claims (1)
DE 102 02 878 · Jan 25, 2002 · national
Continuity (1)
Related Publication 20030147222A1 · Aug 7, 2003