IP Library › Granted Patent US 7,194,581
Granted Patent B2
US 7,194,581 · App. 10/454,399 · Granted Mar 20, 2007

Memory channel with hot add/remove

Assignee: Intel Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,194,581
App. No.
10/454,399
Granted
Mar 20, 2007
Kind
B2
Abstract

A memory agent may include a first port and a second port, wherein the memory agent is capable of detecting the presence of another memory agent on the second port. A method may include performing a presence detect operation on a first port of a memory agent, and reporting the results of the presence detect operation through a second port of the memory agent.

Claims (48)

1. A memory agent comprising:

a first port; and

a second port having a transmit link interface with at least one lane and a receive link interface with at least one lane;

wherein the memory agent is capable of detecting the presence of a second memory agent on the second port by sending a stream of data through the transmit link interface and detecting a corresponding stream of data through the receive link interface.

2. The memory agent according to claim 1 wherein the memory agent is capable of performing a polling operation to detect the presence of another memory agent on the second port.

3. The memory agent according to claim 2 wherein the polling operation comprises signaling a presence detect event through the second port.

4. The memory agent according to claim 1 wherein the memory agent is capable of reporting, through the first port, the presence of another memory agent on the second port.

5. The memory agent according to claim 1 wherein the memory agent is capable of performing a fast reset operation.

6. The memory agent according to claim 1 wherein the memory agent comprises a memory buffer.

7. The memory agent according to claim 1 wherein the memory agent comprises a memory module.

8. The memory agent according to claim 1 wherein the memory agent is capable of disabling all or a portion of the second port.

9. A memory agent comprising:

a first port; and

a second port;

wherein the memory agent is capable of detecting the presence of a second memory agent on the second port using a signal line that is also used to transfer memory data not used for presence detection from the memory agent to the second memory agent; and

wherein the memory agent is capable of redriving signals from the first port to the second port in response to sampling clocks derived from the signals.

10. The memory agent according to claim 9 wherein the memory agent is capable of redriving signals from the second port to the first port in response to sampling clocks derived from the signals.

11. A memory agent comprising:

a first port; and

a second port;

wherein:

the first port comprises a unidirectional receive link interface;

the second port comprises a unidirectional transmit link interface; and

the memory agent is capable of detecting the presence of another memory agent on the second port using the unidirectional transmit link interface.

12. A memory agent comprising:

a first port; and

a second port;

wherein the memory agent is capable of detecting the presence of another memory agent on the second port using a signal line that is also used for memory data transfer; and

wherein:

the first port comprises a first unidirectional transmit link interface and a first unidirectional receive link interface;

the second port comprises a second unidirectional transmit link interface and a second unidirectional receive link interface; and

the presence detection operation is carried out using signals that pass through the second unidirectional transmit link interface and the second unidirectional receive link interface.

13. A system comprising:

memory agent comprising a first port and a second port, wherein the memory agent is capable of detecting the presence of a second memory agent on the second port using a signal line that is also used for memory data transfer; and

a memory controller coupled to the first port of the memory agent;

wherein the second port is coupled to a first unidirectional link to transmit data to the second memory agent and a second unidirectional link to and receive data from the second memory agent; and

wherein the first and the second unidirectional links are used to detect the presence of the second memory agent.

14. A system according to claim 13 wherein:

the memory controller is capable of sending a presence inquiry to the memory agent; and

the memory agent is capable of responding to the presence inquiry by reporting to the controller the presence or absence of another memory agent on the second port.

15. A system according to claim 13 wherein the memory agent is capable of performing a polling operation to detect the presence of another memory agent on the second port.

16. A system according to claim 13 wherein the memory agent is capable of performing a fast reset operation.

17. A system according to claim 13 wherein the memory agent is capable of disabling all or a portion of the second port.

18. A method comprising:

performing a presence detect operation on a first port of a first memory agent using a signal line that is also used to transfer data not used for the presence detect operation from the first memory agent to another memory agent; and

reporting the results of the presence detect operation through a second port of the first memory agent.

19. A method according to claim 18 further comprising performing a fast reset operation at the memory agent.

20. A method according to claim 18 further comprising disabling all or a portion of the first port.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 3, 2003
From: VOGT, PETE D.
To: INTEL CORPORATION
Reel/Frame 014142/0103 →
Continuity (1)
Related Publication 20040250024A1 · Dec 9, 2004