IP Library Granted Patent US 7,216,196
Granted Patent B2
US 7,216,196 · App. 10/747,984 · Granted May 8, 2007

Memory hub and method for memory system performance monitoring

Assignee: Micron Technology, Inc.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,216,196
App. No.
10/747,984
Granted
May 8, 2007
Kind
B2
Abstract

A memory module includes a memory hub coupled to several memory devices. The memory hub includes at least one performance counter that tracks one or more system metrics—for example, page hit rate, number or percentage of prefetch hits, cache hit rate or percentage, read rate, number of read requests, write rate, number of write requests, rate or percentage of memory bus utilization, local hub request rate or number, and/or remote hub request rate or number.

Claims (55)

1. A memory module, comprising:

a plurality of memory devices; and

a memory hub, comprising:

a link interface receiving memory requests for access to memory cells in at least one of the memory devices;

a memory device interface coupled to the memory devices, the memory device interface being operable to transmit memory requests to the memory devices for access to memory cells in at least one of the memory devices and to receive read data responsive to at least some of the memory requests; and

a performance monitor coupled to the memory device interface, the performance monitor operable to track at least one performance metric related to the performance of the memory hub or the memory devices connected to the hub.

2. The memory module of claim 1 wherein the link interface comprises an optical input/output port.

3. The memory module of claim 1 wherein the memory device interface comprises a memory controller, and the performance monitor is coupled to the memory controller.

4. The memory module of claim 1 wherein the memory device interface comprises a cache, and the performance monitor is coupled to the cache.

5. The memory module of claim 1 wherein the memory hub further comprises a prefetch buffer, and the performance monitor is further coupled to the prefetch buffer.

6. The memory module of claim 1 wherein the memory hub further comprises a maintenance bus, and the performance monitor is further coupled to the maintenance bus.

7. The memory module of claim 1 wherein the performance monitor is further coupled to the link interface.

8. The memory module of claim 1 wherein the performance metric tracked by the performance monitor comprises at least one performance metric selected from the group consisting of page hit rate, number or percentage of prefetch hits, cache hit rate or percentage, read rate, number of read requests, write rate, number of write requests, rate or percentage of memory bus utilization, local hub request rate or number, and remote hub request rate or number.

9. The memory module of claim 1 wherein the memory devices comprise dynamic random access memory devices.

10. The memory module of claim 1 wherein the performance metric tracked by the performance monitor comprises a performance metric related to the transmitting of memory requests and data through the memory hub.

11. A memory hub, comprising:

a link interface receiving memory requests for access to memory cells in at least one of a plurality of memory devices;

a memory device interface coupled to the memory devices, the memory device interface being operable to transmit memory requests to the memory devices for access to memory cells in at least one of the memory devices and to receive read data responsive to at least some of the memory requests; and

a performance monitor coupled to the memory device interface, the performance monitor operable to track at least one performance metric related to the performance of the memory hub or the memory devices connected to the hub.

12. The memory hub of claim 11 wherein the link interface comprises an optical input/output port.

13. The memory hub of claim 11 wherein the memory device interface comprises a memory controller, and the performance monitor is coupled to the memory controller.

14. The memory hub of claim 11 wherein the memory device interface comprises a cache, and the performance monitor is coupled to the cache.

15. The memory hub of claim 11 , further comprising a prefetch buffer, and wherein the performance monitor is further coupled to the prefetch buffer.

16. The memory hub of claim 11 , further comprising a maintenance bus, and wherein the performance monitor is further coupled to the maintenance bus.

17. The memory hub of claim 11 , wherein the performance monitor is further coupled to the link interface.

18. The memory hub of claim 11 wherein the performance metric tracked by the performance monitor comprises at least one performance metric selected from the group consisting of page hit rate, number or percentage of prefetch hits, cache hit rate or percentage, read rate, number of read requests, write rate, number of write requests, rate or percentage of memory bus utilization, local hub request rate or number, and remote hub request rate or number.

19. The memory hub of claim 11 wherein the performance metric tracked by the performance monitor comprises a performance metric related to the transmitting of memory requests and data through the memory hub.

20. The memory hub of claim 11 wherein the memory devices comprise dynamic random access memory devices.

21. A computer system, comprising:

a central processing unit (“CPU”);

a system controller coupled to the CPU, the system controller having an input port and an output port;

an input device coupled to the CPU through the system controller;

an output device coupled to the CPU through the system controller;

a storage device coupled to the CPU through the system controller;

a plurality of memory modules, each of the memory modules comprising:

a plurality of memory devices; and

a memory hub, comprising:

a link interface receiving memory requests for access to memory cells in at least one of the memory devices;

a memory device interface coupled to the memory devices, the memory device interface being operable to transmit memory requests to the memory devices for access to memory cells in at least one of the memory devices and to receive read data responsive to at least some of the memory requests; and

a performance monitor coupled to the memory device interface, the performance monitor operable to track at least one performance metric related to the performance of the memory hub or the memory devices connected to the hub.

22. The computer system of claim 21 wherein the link interface comprises an optical input/output port.

23. The computer system of claim 21 wherein the memory device interface comprises a memory controller, and the performance monitor is coupled to the memory controller.

24. The computer system of claim 21 wherein the memory device interface comprises a cache, and the performance monitor is coupled to the cache.

25. The computer system of claim 21 wherein the memory hub further comprises a prefetch buffer, and the performance monitor is further coupled to the prefetch buffer.

26. The computer system of claim 21 wherein the memory hub further comprises a maintenance bus, and the performance monitor is further coupled to the maintenance bus.

27. The computer system of claim 21 wherein the performance monitor is further coupled to the link interface.

28. The computer system of claim 21 wherein the performance metric tracked by the performance monitor comprises at least one performance metric selected from the group consisting of page hit rate, number or percentage of prefetch hits, cache hit rate or percentage, read rate, number of read requests, write rate, number of write requests, rate or percentage of memory bus utilization, local hub request rate or number, and remote hub request rate or number.

29. The computer system of claim 21 wherein the memory devices comprise dynamic random access memory devices.

30. The computer system of claim 21 wherein the performance metric tracked by the performance monitor comprises a performance metric related to the transmitting of memory requests and data through the memory hub.

31. A method of reading data from a memory module, comprising:

receiving memory requests for access to a memory device mounted on the memory module;

transmitting the memory requests to the memory device responsive to the received memory request, at least some of the memory requests being memory requests to read data;

receiving read data responsive to the read memory requests; and

tracking with the memory module at least one performance metric of the memory module.

32. The method of claim 31 wherein the act of tracking at least one performance metric comprises tracking at least one performance metric selected from the group consisting of page hit rate, number or percentage of prefetch hits, cache hit rate or percentage, read rate, number of read requests, write rate, number of write requests, rate or percentage of memory bus utilization, local hub request rate or number, and remote hub request rate or number.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 4, 2010
From: MICRON TECHNOLOGY, INC.
To: ROUND ROCK RESEARCH, LLC
Reel/Frame 023786/0416 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 29, 2003
From: JEDDELOH, JOSEPH M.
To: MICRON TECHNOLOGY, INC.
Reel/Frame 014868/0229 →
Continuity (1)
Related Publication 20050144403A1 · Jun 30, 2005