IP Library Granted Patent US 7,299,282
Granted Patent B2
US 7,299,282 · App. 10/828,776 · Granted Nov 20, 2007

State processor for pattern matching in a network monitor device

Assignee: Hi/fn Inc.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,299,282
App. No.
10/828,776
Granted
Nov 20, 2007
Kind
B2
Abstract

A processor for processing contents of packets passing through a connection point on a computer network. The processor includes a searching apparatus having one or more comparators for searching for a reference string in the contents of a packet, and processes contents of all packets passing through the connection point in real time. In one implementation, the processor is programmable and has an instruction set that includes an instruction for invoking the searching apparatus to search for a specified reference string in the packet starting at an unknown location within a range of the packet.

Claims (10)

1. A processor configured to process contents of packets passing through a connection point on a computer network, the processor comprising:

(a) a buffer for receiving at least some of the contents of each packet passing through the connection point;

(b) a memory containing one or more instructions of an instruction set for the state processor;

(c) an arithmetic logic unit (ALU) coupled to the buffer;

(d) a control block coupled to the ALU and to the instruction memory for decoding instructions; and

(e) a program counter coupled to the instruction memory and to the ALU for indicating the next state processor instruction in the memory to process,

wherein the ALU includes a searching apparatus comprising one or more comparators for searching for a reference string in the contents of a packet.

2. A processor according to claim 1 , wherein the state processor processes contents of all packets passing through the connection point in real time.

3. A processor according to claim 1 , wherein the instruction set includes an instruction for invoking the searching apparatus of the ALU to search for a specified reference string in the packet starting at an unknown location within a range of the packet.

4. A processor according to claim 1 , wherein the searching apparatus searches for any of a set of reference strings in the contents of a packet, and wherein the instruction set includes an instruction for invoking the searching apparatus to search for any of a set of specified reference strings in the packet starting at an unknown location within a range of the packet.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 1, 2013
From: EXAR CORPORATION
To: PACKET INTELLIGENCE LLC
Reel/Frame 029737/0613 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 16, 2012
From: BARES, WILLIAM H.
To: EXAR CORPORATION
Reel/Frame 028799/0658 →
MERGER Recorded Aug 16, 2012
From: APPTITUDE, INC
To: HI/FN, INC.
Reel/Frame 028800/0034 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 3, 2009
From: HI/FN, INC.
To: EXAR CORPORATION
Reel/Frame 023180/0733 →
Continuity (3)
Division 0960826700 · Jun 30, 2000
Provisional Application 6014190300 · Jun 30, 1999
Related Publication 20040199630A1 · Oct 7, 2004