IP Library Granted Patent US 7,386,652
Granted Patent B2
US 7,386,652 · App. 11/164,246 · Granted Jun 10, 2008

User-configurable pre-recorded memory

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,386,652
App. No.
11/164,246
Granted
Jun 10, 2008
Kind
B2
Abstract

In a user-configurable pre-recorded memory (UC-PM), a user can select contents he is interested in, and pay copyright fees accordingly. With large capacity, low cost and great integratibility, 3D-M, more particularly 3D-MPM, is suitable for UC-PM. It provides excellent access control and impenetrable copyright protection. UC-PM will enable a copyright distribution model fair to both copyright holders and users. On the other hand, the 3D-MPM scaling should be the fastest among all memory types.

Claims (8)

1. A narrow-line three-dimensional memory (3D-M), comprising:

a substrate having a transistor-based memory, said transistor-based memory comprising a plurality of transistors and a plurality of first address-selection lines in parallel; and

a diode-based memory stacked above said substrate and coupled to said substrate through a plurality of inter-level vias, said diode-based memory comprising a plurality of diodes and a plurality of second address-selection lines in parallel;

wherein said diode-based memory comprises no transistors, and the minimum pitch of said second address-selection lines is smaller than the minimum pitch of said first address-selection lines.

2. The narrow-line 3D-M according to claim 1 , wherein the size of said inter-level vias is larger than the minimum half-pitch of said second address-selection lines.

3. The narrow-line 3D-M according to claim 1 , wherein said diode-based memory is a mask-programmable memory.

4. The narrow-line 3D-M according to claim 3 , wherein said mask-programmable memory comprises no antifuse.

5. The narrow-line 3D-M according to claim 3 , wherein the size of said inter-level vias is larger than the minimum half-pitch of said second address-selection lines.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 2, 2025
From: ZHANG, GUOBIAO, DR.
To: CHENGDU HAICUN IP TECHNOLOGY LLC
Reel/Frame 070703/0600 →
Priority Claims (1)
CN 2004 1 0081241 · Nov 15, 2004 · national
Continuity (2)
Continuation In Part 1103644800 · Jan 15, 2005
Related Publication 20060085615A1 · Apr 20, 2006