IP Library Granted Patent US 7,421,601
Granted Patent B2
US 7,421,601 · App. 11/357,612 · Granted Sep 2, 2008

Method and system for controlling power in a chip through a power-performance monitor and control unit

Assignee: International Business Machines Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,421,601
App. No.
11/357,612
Granted
Sep 2, 2008
Kind
B2
Abstract

A system and method for controlling power and performance in a microprocessor system includes a monitoring and control system integrated into a microprocessor system. The monitoring and control system includes a hierarchical architecture having a plurality of layers. Each layer in the hierarchical architecture is responsive to commands from a higher level, and the commands provide instructions on operations and power distribution, such that the higher levels provide modes of operation and budgets to lower levels and the lower levels provide feedback to the higher levels to control and manage power usage in the microprocessor system both globally and locally.

Claims (6)

1. A system for controlling power and performance in a microprocessor system, comprising:

a monitoring and control system integrated into a microprocessor system on an integrated circuit chip, the monitoring and control system including:

a hierarchical architecture, which includes a plurality of layers, each layer in the hierarchal architecture being responsive to commands from a higher level, the commands providing instructions on operations and power distribution, each level in the hierarchical architecture, wherein the integrated circuit chip includes cores where power is distributed as a local layer in the hierarchy, and a local power management and control unit (PMCU) is integrated at each core, and wherein the integrated circuit chip includes a global power management and control unit (PMCU) configured to interface between local PMCUs and a higher level in the hierarchy, the architecture including:

a monitor device to monitor one or more of events, activity levels, direct power and temperature levels, within a domain of authority of the monitor device;

a direct response mechanism configured to manage at least one of power and performance within a domain of action of the direct response mechanism, using a set of commands native to this domain of action; and

a reporting device configured to report on monitored results and actions taken, to a next higher level in the hierarchy, if a next higher level exists.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 14, 2006
From: BOSE, PRADIP; BUYUKTOSUNOGLU, ALPER; CHER, CHEN-YONG; KUDVA, PRABHAKAR N.
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 017337/0114 →
Continuity (1)
Related Publication 20070198863A1 · Aug 23, 2007