IP Library Granted Patent US 7,436,272
Granted Patent B2
US 7,436,272 · App. 11/641,890 · Granted Oct 14, 2008

Piezoelectric device

Assignee: Murata Manufacturing Co., Ltd.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,436,272
App. No.
11/641,890
Granted
Oct 14, 2008
Kind
B2
Abstract

A pizoelectric filter capable of improving the shielding property and increasing the heat releasing property is provided. The piezoelectric device includes a cover and piezoelectric device chips which are stacked and sealed together. The piezoelectric device also includes first external electrodes exposed at an upper surface of the cover and a grounded second external electrode exposed at the upper surface and a side surface of the cover. Electroconductive bonding materials are disposed between the cover and the piezoelectric device chips and all around an outer edge which connects the cover to the piezoelectric device chips so as to form a seal. The electroconductive bonding materials are also connected to the grounded second external electrode.

Claims (17)

1. A piezoelectric device, comprising:

a cover having a first surface and a second surface opposite the first surface;

a piezoelectric device chip sealed to the first surface of the cover;

first external electrodes exposed at the second surface of the cover;

a grounded second external electrode exposed at the second surface of the cover; and

an electroconductive bonding material disposed between the first surface of the cover and the piezoelectric device chip and around an outer edge thereof, the electroconductive bonding material sealing the cover to the piezoelectric device chip and connected to the grounded second external electrode,

wherein each of the first external electrodes are disposed in a center portion of one of four respective rectangular regions resulting from division of the second surface of the cover into equal parts in a lattice pattern such that the first external electrodes are substantially uniformly arranged at the second surface of the cover, and

the second external electrode is disposed along a vertex of at least two of the four respective rectangular regions.

2. The piezoelectric device according to claim 1 , wherein the grounded second external electrode is exposed at a circumferential surface between the first surface and the second surface of the cover.

3. The piezoelectric device according to claim 1 , further comprising:

a through hole extending between the first surface and the second surface of the cover; and

electroconductive material disposed on an inside perimeter surface of the through hole,

wherein the electroconductive material is connected to the first external electrode at a first end of the through hole, and at a second end of the through hole, the electroconductive material is connected to an electrode terminal of an element disposed in the piezoelectric device chip via the electroconductive bonding material.

4. The piezoelectric device according to claim 3 , wherein the through hole includes a filler.

5. The piezoelectric device according to claim 3 , wherein the electrode terminal is disposed in a portion of the device exhibiting a maximum temperature increase or a portion of the device in the vicinity thereof.

6. The piezoelectric device according to claim 1 , wherein the piezoelectric device chip is a piezoelectric thin film device comprising a support substrate and a thin film portion supported by the support substrate and acoustically separated from the support substrate, and in which a piezoelectric thin film is disposed between a pair of opposing excitation electrodes.

7. The piezoelectric device according to claim 1 , wherein the piezoelectric device chip is a surface acoustic wave device comprising a piezoelectric substrate and a pair of interdigital excitation electrodes disposed on the piezoelectric substrate.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 22, 2006
From: FUJII, HIDETOSHI; TAKEUCHI, MASAKI
To: MURATA MANUFACTURING CO., LTD.
Reel/Frame 018815/0148 →
Priority Claims (1)
JP 2004-188843 · Jun 25, 2004 · national
Continuity (2)
Continuation PCTJP200500842600 · May 9, 2005
Related Publication 20070096605A1 · May 3, 2007