IP Library › Granted Patent US 7,439,168
Granted Patent B2
US 7,439,168 · App. 10/964,157 · Granted Oct 21, 2008

Apparatus and method of forming silicide in a localized manner

Assignee: DCG Systems, Inc
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,439,168
App. No.
10/964,157
Granted
Oct 21, 2008
Kind
B2
Abstract

Localized trenches or access holes are milled in a semiconductor substrate to define access points to structures of an integrated circuit intended for circuit editing. A conductor is deposited, such as with a focused ion beam tool, in the access holes and a localized heat is applied to the conductor for silicide formation, especially at the boundary between a semiconductor structure, such as diffusion regions, and the deposited conductor. Localized heat may be generated at the target location through precise laser application, current generation through the target location, or a combination thereof.

Claims (36)

1. A method of editing an integrated circuit having a semiconductor substrate and having at least one semiconductor structure formed therein, the method comprising:

Removing some portion of the semiconductor substrate;

Depositing a conductive material in electrical communication with the at least one semiconductor structure; and

Applying localized heat to form a substantially ohmic contact between the conductive material and the at least one semiconductor structure to thereby edit connections of electrical circuitry of the integrated circuit,

wherein the operation of applying localized heat comprises: applying laser-based radiation to the conductive material to form the substantially ohmic contact with the at least one semiconductor structure.

2. The method of claim 1 wherein the conductive material is selected from the group comprising tungsten, platinum, cobalt, aluminum, copper, silver, and gold.

3. The method of claim 1 wherein the operation of removing some portion of the semiconductor substrate comprises focused ion beam milling of at least one trench in a region adjacent the at least one semiconductor structure.

4. The method of claim 3 further comprising focused ion beam milling at least one node access hole to the at least one semiconductor structure.

5. The method of claim 4 further comprising depositing the conductive material over the insulator.

6. The method of claim 3 further comprising depositing an insulator in the at least one trench and the at least one node access hole.

7. The method of claim 1 further comprising the operation of depositing the conductive material in further contact with at least one metallization layer of the integrated circuit.

8. The method of claim 1 wherein the operation of applying localized heat comprises a step for localized heating to form silicides in an interface between a deposited conductor and a semiconductor structure.

9. A method of editing an integrated circuit having a semiconductor substrate and having at least one semiconductor structure formed therein, the method comprising:

removing some portion of the semiconductor substrate;

depositing a conductive material in electrical communication with the at least one semiconductor structure; and

applying localized heat to form a substantially ohmic contact between the conductive material and the at least one semiconductor structure to thereby edit connections of electrical circuitry of the integrated circuit,

wherein the operation of applying localized heat comprises: applying laser-based radiation to the semiconductor, prior to conductive material deposition, to form the substantially ohmic contact with the at least one semiconductor structure.

10. A method of editing an integrated circuit having a semiconductor substrate and having at least one semiconductor structure formed therein, the method comprising:

removing some portion of the semiconductor substrate;

depositing a conductive material in electrical communication with the at least one semiconductor structure; and

applying localized heat to form a substantially ohmic contact between the conductive material and the at least one semiconductor structure to thereby edit connections of electrical circuitry of the integrated circuit,

wherein the operation of applying localized heat comprises:

arranging at least one current delivering probe in electrical communication with the conductive material; and

applying a current to the conductive material to generate joule heating and form the substantially ohmic contact with the at least one semiconductor structure.

11. A method of editing an integrated circuit having a semiconductor substrate and having at least one semiconductor structure formed therein, the method comprising:

removing some portion of the semiconductor substrate;

depositing a conductive material in electrical communication with the at least one semiconductor structure; and

applying localized heat to form a substantially ohmic contact between the conductive material and the at least one semiconductor structure to thereby edit connections of electrical circuitry of the integrated circuit,

wherein the operation of applying localized heat comprises:

applying laser-based radiation to the conductive material; and

applying a current to the conductive material.

12. A method of editing an integrated circuit having a semiconductor substrate and having at least one semiconductor structure formed therein, the method comprising:

removing some portion of the semiconductor substrate;

depositing a conductive material in electrical communication with the at least one semiconductor structure; and

applying localized heat to form a substantially ohmic contact between the conductive material and the at least one semiconductor structure to thereby edit connections of electrical circuitry of the integrated circuit,

wherein the at least one semiconductor structure is selected from the group comprising a transistor and a diode.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 8, 2008
From: CREDENCE SYSTEMS CORPORATION
To: DCG SYSTEMS, INC.
Reel/Frame 020927/0302 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 13, 2004
From: LUNDQUIST, THEODORE R.; TSAO, CHUN-CHENG
To: CREDENCE SYSTEMS CORPORATION
Reel/Frame 015451/0801 →
Continuity (1)
Related Publication 20060079086A1 · Apr 13, 2006