IP Library Granted Patent US 7,479,431
Granted Patent B2
US 7,479,431 · App. 11/014,937 · Granted Jan 20, 2009

Strained NMOS transistor featuring deep carbon doped regions and raised donor doped source and drain

Assignee: Intel Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,479,431
App. No.
11/014,937
Granted
Jan 20, 2009
Kind
B2
Abstract

Some embodiments of the present invention include providing carbon doped regions and raised source/drain regions to provide tensile stress in NMOS transistor channels.

Claims (44)

1. A method comprising:

forming a gate structure on a substrate;

performing an amorphization implant on the substrate;

implanting carbon into the substrate;

annealing the substrate to form a substitutional carbon region;

forming a raised source structure and a raised drain structure on the substrate; and

implanting a dopant to form a tip implant region, wherein the bottom of the substitutional carbon region is below the bottom of the tip implant region.

2. The method of claim 1 , wherein the substrate comprises monocrystalline silicon.

3. The method of claim 1 , wherein implanting carbon includes implanting carbon at an energy between about 5 keV and 15 keV and a dosage between about 1E14/cm 2 and 1E16/cm 2 .

4. The method of claim 1 , wherein implanting carbon includes multiple carbon implants of varying energies.

5. The method of claim 1 , wherein performing the amorphization implant includes implanting at least one of silicon or germanium.

6. The method of claim 1 , wherein annealing the substrate includes a spike anneal at a temperature above about 900° C.

7. The method of claim 1 , wherein annealing the substrate includes a sub-melt laser anneal.

8. The method of claim 1 , wherein forming the raised source structure and the raised drain structure includes an epitaxial growth of monocrystalline silicon doped with at least one of phosphorous or arsenic.

9. The method of claim 1 , wherein forming the raised source structure and the raised drain structure includes a chemical vapor deposition.

10. The method of claim 1 , further comprising:

implanting a raised structure dopant into the raised source structure and the raised drain structure.

11. The method of claim 10 , wherein the raised structure dopant comprises at least one of phosphorous or arsenic.

12. The method of claim 1 , wherein the gate structure includes a gate electrode comprising a metal.

13. The method of claim 1 , further comprising:

forming a spacer adjacent to the gate structure.

14. The method of claim 13 , further comprising:

removing the spacer.

15. The method of claim 13 , wherein implanting carbon includes an implant aligned with a surface of the spacer opposite the gate structure.

16. A method comprising:

forming a gate structure on a substrate;

performing an amorphization implant on the substrate;

implanting carbon into the substrate;

annealing the substrate to form a substitutional carbon region; and

forming a raised source structure and a raised drain structure on the substrate, wherein implanting carbon includes multiple carbon implants of varying energies.

17. A method comprising:

forming a gate structure on a substrate;

performing an amorphization implant on the substrate;

implanting carbon into the substrate;

annealing the substrate to form a substitutional carbon region; and

forming a raised source structure and a raised drain structure on the substrate, wherein annealing the substrate includes a sub-melt laser anneal.

18. A method comprising:

forming a gate structure on a substrate;

performing an amorphization implant on the substrate;

implanting carbon into the substrate;

annealing the substrate to form a substitutional carbon region;

forming a raised source structure and a raised drain structure on the substrate;

forming a spacer adjacent to the gate structure; and

removing the spacer.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 17, 2004
From: HATTENDORF, MICHAEL L.; HWANG, JACK; MURTHY, ANAND; WESTMEYER, ANDREW N.
To: INTEL CORPORATION
Reel/Frame 016123/0938 →
Continuity (1)
Related Publication 20060134872A1 · Jun 22, 2006