IP Library › Granted Patent US 7,531,853
Granted Patent B2
US 7,531,853 · App. 11/746,230 · Granted May 12, 2009

Semiconductor device and manufacturing method of the same

Assignee: Hitachi, Ltd.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,531,853
App. No.
11/746,230
Granted
May 12, 2009
Kind
B2
Abstract

A semiconductor device and manufacturing method of the same is provided in which the driving current of a pMOSFET is increased, through a scheme formed easily using an existing silicon process. A pMOSFET is formed with a channel in a <100> direction on a (100) silicon substrate. A compressive stress is applied in a direction perpendicular to the channel by an STI.

Claims (11)

1. A semiconductor device including a p-type field-effect transistor, comprising:

a formation region of the p-type field-effect transistor, surrounded by a first STI, and formed of a semiconductor substrate with a plane direction of a surface being a (100) surface;

a second STI surrounded by the formation region of the p-type field-effect transistor and separated from the first STI; and

a gate electrode provided so as to run upon the second STI, and to cross the formation region of the p-type field-effect transistor in a <010> direction,

wherein a direction of a channel formed on a surface of the formation region of the p-type field-effect transistor under the gate electrode is set as a <100> direction.

2. A semiconductor device including a MOS inverter,

wherein a p-type field-effect transistor forming a CMOS inverter comprises:

a formation region of the p-type field-effect transistor surrounded by a first STI and formed of a semiconductor substrate with a plane direction of a surface being a (100) surface;

a second STI surrounded by the formation region of the p-type field-effect transistor and separated from the first STI; and

a gate electrode provided so as to run upon the second STI, and to cross the formation region of the p-type field-effect transistor in a <010> direction, and

wherein a direction of a channel formed on a surface of the formation region of the p-type field.effect transistor under the gate electrode is set as a <100> direction.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 8, 2007
From: SAITO, SHINICHI; HISAMOTO, DIGH; KIMURA, YOSHINOBU; SUGII, NOBUYUKI; TSUCHIYA, RYUTA
To: HITACHI, LTD.
Reel/Frame 019346/0461 →
Priority Claims (1)
JP 2006-159239 · Jun 8, 2006 · national
Continuity (1)
Related Publication 20070284582A1 · Dec 13, 2007