Data processing system and method of cache replacement
A data processing system is provided comprising at least one processing unit for processing data; a memory means for storing data; and a cache memory means for caching data stored in the memory means. Said cache memory means is associated to at least one processing unit. An interconnect means is provided for connecting the memory means and the cache memory means. The cache memory means is adapted for performing a cache replacement based on reduced logic level changes of the interconnect means as introduced by a data transfer between the memory means and the cache memory means.
1. Data processing system, comprising: at least one processing unit for processing data; a memory means for storing data; a cache memory means for caching data stored in the memory means, said cache memory means being associated to at least one processing unit; an interconnect means for connecting the memory means and the cache memory means; wherein the cache memory means is adapted for performing a cache replacement based on reduced logic level changes of the interconnect means as introduced by a data transfer between the memory means and the cache memory means.
2. Data processing system according to claim 1 , wherein the cache memory means comprising a plurality of cache lines; and a cache controller for selecting cache lines to be evicted based on the hamming distance between the values of the data transferred last and the data to be transferred next over the interconnect means.
3. Data processing system according to claim 2 , wherein the cache controller comprises an enabling/disabling unit for enabling/disabling the cache replacement optimized for power consumption.
4. Data processing system according to claim 3 , wherein the enabling/disabling unit is memory mapped input/output register.
5. Data processing system according to claim 1 , wherein said cache replacement is performed by comparing the last transferred data with data to be transferred over the interconnect means to determine a sequence of cache replacements which in total reduce the required power dissipation.
6. Electronic device, comprising: at least one processing unit for processing data; a memory means for storing data; a cache memory means for caching data stored in the memory means, said cache memory means being associated to at least one processing unit; an interconnect means for connecting the memory means and the cache memory means; wherein the cache memory means is adapted for performing a cache replacement based on reduced logic level changes of the interconnect means as introduced by a data transfer between the memory means and the cache memory means.
7. Method of cache replacement within a cache memory means associated to at least one processing unit; the cache memory means being adapted for caching data stored in a memory means, the memory means and the cache memory means being connected by an interconnect means; wherein a cache replacement within the cache memory means is preformed based on reduced logic level changes of the interconnect means as introduced by a data transfer between the memory means and the cache memory means.