IP Library Granted Patent US 7,709,393
Granted Patent B2
US 7,709,393 · App. 11/611,909 · Granted May 4, 2010

Method for manufacturing semiconductor device

Assignee: Dongbu Electronics Co., Ltd.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,709,393
App. No.
11/611,909
Granted
May 4, 2010
Kind
B2
Abstract

A method for manufacturing a semiconductor device is provided. In particular, a method for removing unwanted material layers from an edge and lower bevel region of a wafer is provided. The method includes performing a first etch of an edge region of a wafer having material layers formed thereon, coating the wafer with a photoresist layer, and patterning the photoresist layer to expose at least the edge and an upper bevel region of the wafer for etching the material layers remaining after performing the first etch.

Claims (20)

1. A method for manufacturing a semiconductor device, the method comprising:

forming material layers on a wafer;

performing a first etch to remove a portion of the material layers formed on the edge region and the lower bevel region of the wafer; and

forming a photoresist layer on the material layers and patterning the photoresist layer to expose at least the edge region and the lower bevel region of the wafer,

wherein the portion of the material layers formed on the edge region and the lower bevel region of the wafer is removed by performing the first etch before forming the photoresist layer,

wherein performing the first etch comprises:

interposing the wafer between a first plate and a second plate, wherein the first plate and the second plate contact the wafer while exposing the edge region and the lower bevel region of the wafer, and

exposing the material layers formed on the edge region and the lower bevel region of the wafer to SF 6 , CF 4 and O 2 gases to remove the portion of the material layers.

2. The method as defined in claim 1 , wherein exposing the material layers formed on the edge region and the lower bevel region of the wafer is performed under conditions of 1 to 2 Torr, 400 to 900 Watt, 50 to 150 SCCM SF 6 , 50 to 200 SCCM CF 4 , and 5 to 30 SCCM O 2 .

3. The method as defined in claim 1 , wherein the portion of the material layers formed on the edge region and the lower bevel region of the wafer comprises an oxide layer.

4. The method as defined in claim 1 , further comprising performing a wet etching process using the patterned photoresist layer as a mask, wherein the wet etching process is performed under conditions of 55° C., HF 49% to 55%, and 500 to 1000 RPM.

5. The method as defined in claim 1 , wherein the material layers formed on the wafer comprise a metallic layer, a nitride layer, and an oxide layer.

6. A method for manufacturing a semiconductor device, the method comprising:

forming material layers on a wafer;

performing a first etch to remove a portion of the material layers formed on the edge region and the lower bevel region of the wafer;

forming a photoresist layer on the material layers and patterning the photoresist layer to expose at least the edge region and the lower bevel region of the wafer; and

performing a wet etching process using the patterned photoresist layer as a mask, wherein the wet etching process is performed under conditions of 55° C., HF 49% to 55%, and 500 to 1000 RPM,

wherein the portion of the material layers formed on the edge region and the lower bevel region of the wafer is removed by performing the first etch before forming the photoresist layer.

7. The method as defined in claim 6 , wherein the portion of the material layers formed on the edge region and the lower bevel region of the wafer comprises an oxide layer.

8. The method as defined in claim 6 , wherein the material layers formed on the wafer comprise a metallic layer, a nitride layer, and an oxide layer.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 24, 2007
From: KIM, IN SU
To: DONGBU ELECTRONICS, CO. LTD.,
Reel/Frame 018795/0046 →
Priority Claims (1)
KR 10-2005-0132296 · Dec 28, 2005 · national
Continuity (1)
Related Publication 20070148913A1 · Jun 28, 2007