IP Library Granted Patent US 7,714,753
Granted Patent B2
US 7,714,753 · App. 12/001,405 · Granted May 11, 2010

Scalable context adaptive binary arithmetic coding

Assignee: Intel Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,714,753
App. No.
12/001,405
Granted
May 11, 2010
Kind
B2
Abstract

One embodiment of the invention concerns performing renormalization in content adaptive binary arithmetic coding (CABAC) only after multiple bins are processed.

Claims (46)

1. A method comprising:

receiving a first input bit (bin) in a first content adaptive binary arithmetic coding (CABAC) encoding engine;

CABAC encoding the first bin;

receiving a second bin in the first CABAC encoding engine;

CABAC encoding the second bin; and

beginning an initial renormalization based on the first encoded bin after encoding the second bin has begun.

2. The method of claim 1 , further comprising completely encoding the first bin in a first clock cycle.

3. The method of claim 2 , further comprising:

receiving a third bin in a second CABAC encoding engine;

CABAC encoding the third bin;

receiving a fourth bin in the second encoding engine;

CABAC encoding the fourth bin; and

beginning an initial renormalization based on the third encoded bin after encoding the fourth bin has begun.

4. The method of claim 3 , further comprising completely encoding the third bin in the first clock cycle.

5. The method of claim 1 , wherein performing the initial renormalization based on the first encoded bin is based on a range previously assigned a first amount of additional bits, the first amount of additional bits being based on a number of additional CABAC encoding engines pipelined with the first CABAC encoding engine.

6. The method of claim 3 , wherein the initial renormalization based on the first encoded bin and the initial renormalization based on the third encoded bin are performed independently of one another.

7. The method of claim 3 , further comprising simultaneously receiving the first bin in a first pipeline and the third bin in a second pipeline.

8. The method of claim 1 , wherein performing the initial renormalization based on the first encoded bin includes producing the first bin into an encoded bitstream after the second bin is received.

9. The method of claim 4 , further comprising:

receiving a fifth bin in a third CABAC encoding engine;

CABAC encoding the fifth bin;

receiving a sixth bin in the third encoding engine;

CABAC encoding the sixth bin;

beginning an initial renormalization based on the fifth encoded bin after encoding the sixth bin has begun;

receiving a seventh bin in a fourth CABAC encoding engine;

CABAC encoding the seventh bin;

receiving an eighth bin in the fourth encoding engine;

CABAC encoding the eighth bin; and

beginning an initial renormalization based on the seventh encoded bin after encoding the eight bin has begun;

wherein the fifth and seventh bins are each completely encoded in the first clock cycle.

10. An article comprising a medium storing instructions that enable a processor-based system to:

receive a first bin in a first content adaptive binary arithmetic coding (CABAC) encoding engine;

CABAC encode the first bin;

receive a second bin in the first CABAC encoding engine;

CABAC encode the second bin; and

begin a renormalization based on the first bin after encoding the second bin has begun.

11. The article of claim 10 , further storing instructions that enable the processor-based system to encode the first bin in a first clock cycle.

12. The article of claim 11 , further storing instructions that enable the processor-based system to:

receive a third bin in a second CABAC encoding engine;

CABAC encode the third bin;

receive a fourth bin in the second encoding engine;

CABAC encode the fourth bin; and

begin a renormalization based on the third bin after encoding the fourth bin has begun.

13. The article of claim 12 , further storing instructions that enable the processor-based system to encode the third bin in the first clock cycle.

14. The article of claim 10 , further storing instructions that enable the processor-based system to perform the renormalization based on the first bin in response to a range previously assigned a first amount of additional bits, the first amount of additional bits being based on one or more additional CABAC encoding engines being pipelined with the first CABAC encoding engine.

15. The article of claim 10 , further storing instructions that enable the processor-based system to produce the first bin into an encoded bitstream independently of when the second bin is received.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 4, 2009
From: LU, NING
To: INTEL CORPORATION
Reel/Frame 023050/0800 →
Continuity (1)
Related Publication 20090146853A1 · Jun 11, 2009