IP Library › Granted Patent US 7,741,223
Granted Patent B2
US 7,741,223 · App. 11/768,366 · Granted Jun 22, 2010

Semiconductor device with bulb type recess gate and method for fabricating the same

Assignee: Hynix Semiconductor Inc.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,741,223
App. No.
11/768,366
Granted
Jun 22, 2010
Kind
B2
Abstract

A method for fabricating a semiconductor device includes etching a substrate to form a first recess having a micro trench, etching the substrate disposed under the first recess to form a second recess having a profile substantially vertical and a width greater than a portion of the first recess where no micro trench is formed, etching the substrate disposed under the second recess to form a third recess having a profile substantially spherical, and forming a gate pattern over a resultant recess including the first to third recesses.

Claims (26)

1. A method for fabricating a semiconductor device, the method comprising:

etching a substrate to form a first recess having a micro trench;

etching the substrate disposed under the first recess to form a second recess having a profile substantially vertical and a width greater than a portion of the first recess where no micro trench is formed;

etching the substrate disposed under the second recess to form a third recess having a width greater than the second recess and a profile substantially spherical; and

forming a gate pattern in a resultant recess comprising the first to third recesses.

2. The method of claim 1 , wherein the forming of the first recess comprises:

etching the substrate to form the first recess having a profile substantially vertical; and

forming a micro trench at a lower edge portion of the first recess.

3. The method of claim 2 , wherein the forming of the first recess comprises using a mixed gas of N 2 gas and an etch gas containing HBr and SF 6 /Cl 2 /O 2 .

4. The method of claim 3 , wherein a flow rate of the N 2 gas is greater than or equal to that of the etch gas.

5. The method of claim 2 , wherein the forming of the micro trench comprises using a mixed gas of Ar gas and an etch gas containing HBr and SF 6 /Cl 2 .

6. The method of claim 5 , wherein the Ar gas has an amount less than about 4% of the amount of the mixed gas.

7. The method of claim 2 , wherein the forming of the micro trench comprises using a power ranging from about 800 W to about 1200 W.

8. The method of claim 1 , wherein the forming of the second recess comprises using a mixed gas of N 2 gas and an etch gas containing HBr and SF 6 /Cl 2 /O 2 .

9. The method of claim 8 , wherein a flow rate of the N 2 gas is greater than or equal to that of the etch gas.

10. The method of claim 1 , wherein the forming of the third recess is performed in a high-density plasma etching apparatus.

11. The method of claim 10 , wherein the high-density plasma etching apparatus is configured to use a mixture of N 2 gas and an etching gas containing HBr and SF 6 /Cl 2 /O 2 .

12. A semiconductor device, comprising:

a first recess having a substantially vertical profile at an upper sidewall portion;

a second recess extending from a lower portion of the first recess and having a width greater than the first recess and a profile substantially vertical at a sidewall portion;

a third recess extending from a lower portion of the second recess and having a width greater than the second recess and a profile substantially spherical; and

a gate pattern filled in the first to third recesses.

13. The semiconductor device of claim 12 , wherein the first recess comprises a micro trench at a lower edge portion.

14. The semiconductor device of claim 12 , wherein the gate pattern comprises a conductive layer for forming a gate electrode.

15. The semiconductor device of claim 14 , wherein the conductive layer includes polysilicon.

16. The semiconductor device of claim 12 , wherein the third recess has a substantially spherical configuration.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 26, 2007
From: PARK, HYUN-SIK; HAN, KY-HYUN
To: HYNIX SEMICONDUCTOR INC.
Reel/Frame 019479/0456 →
Priority Claims (1)
KR 10-2006-0120388 · Dec 1, 2006 · national
Continuity (1)
Related Publication 20080128799A1 · Jun 5, 2008