IP Library › Granted Patent US 7,741,910
Granted Patent B2
US 7,741,910 · App. 11/971,913 · Granted Jun 22, 2010

Capacitor gain-boost circuit

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,741,910
App. No.
11/971,913
Granted
Jun 22, 2010
Kind
B2
Abstract

A circuit is disclosed that comprises a capacitor gain-boost circuit and an amplifier coupled to capacitor gain-boost circuit. A capacitor gain-boost circuit comprises of capacitor, gain-boost amplifier and biasing circuit. The gain-boost amplifier and capacitor provides optimum biasing operation and performance. Accordingly, through the use of capacitor gain-boost circuit, the supply voltage range and power consumption of an amplifier is optimized while the gain of amplifier is improved.

Claims (19)

1. A circuit comprising:

a) capacitor gain-boost circuit;

b) main amplifier coupled with the capacitor gain-boost circuit;

c) the capacitor gain-boost circuit comprised of a capacitor, a gain-boost amplifier, a cascode transistor, and a biasing circuit, wherein the capacitor is connected between the source of the cascade transistor and the input of the gain-boost amplifier, wherein the output of the gain-boost amplifier is connected to the gate of the cascode transistor, wherein the biasing circuit producing a bias potential to the input of gain-boost amplifier;

d) the cascode transistor of the capacitor gain-boost circuit is coupled to the main amplifier;

e) wherein the capacitor gain-boost circuit comprises one or a plurality of capacitor gain-boost circuits.

2. The circuit of claim 1 wherein the main amplifier is a single-input single-output amplifier.

3. The circuit of claim 1 wherein the main amplifier is a differential-input single-output amplifier.

4. The circuit of claim 1 wherein the main amplifier is a differential-input differential-output amplifier.

5. The circuit of claim 1 wherein the capacitor gain-boost circuit comprises a single capacitor gain-boost circuit.

6. The circuit of claim 1 wherein the gain-boost amplifier is a voltage amplifier.

7. The circuit of claim 1 wherein the gain-boost amplifier is a current amplifier.

8. The circuit of claim 1 wherein the gain-boost amplifier is a single-input single-output, differential-input single-output or differential-input differential-output amplifier.

9. The circuit of claim 1 wherein the capacitor gain-boost circuit comprises a plurality of capacitors and biasing circuits, wherein the plurality of capacitors is coupled to the inputs and outputs of the gain-boost amplifier, wherein the plurality of biasing circuits produces bias potentials for the capacitors.

10. The circuit of claim 1 including a single or a plurality of switches, wherein the switches connect with the gain-boost amplifier, capacitor and/or cascode transistor, wherein the switches work together with the biasing circuits.

11. A method of operating an amplifier circuit, the method comprising:

boosting the gain of an amplifier by,

a) coupling a drain of a cascode transistor to a current source circuit or other circuit, and coupling a source of the cascode transistor to a drain of an amplifier transistor;

b) driving a gate of the cascode transistor by means of a gain-boost amplifier, in series with a single or a plurality of capacitors, and/or a single or a plurality of switches for the purpose of setting the operating point, wherein this accomplishes the function of increasing the output impedance of the amplifier circuit.

Continuity (1)
Related Publication 20090179706A1 · Jul 16, 2009