IP Library › Granted Patent US 7,821,792
Granted Patent B2
US 7,821,792 · App. 11/932,153 · Granted Oct 26, 2010

Cell board interconnection architecture

Assignee: Hewlett-Packard Development Company, L.P.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,821,792
App. No.
11/932,153
Filed
Oct 31, 2007
Granted
Oct 26, 2010
Kind
B2
Art Unit
2835
USPC
361/725
Abstract

According to at least one embodiment, a cell board interconnection architecture comprises an interconnection structure for interconnecting a plurality of cell boards, the interconnection structure configured to allow air to pass therethrough in a direction in which the cell boards couple therewith.

Claims (20)

1. A computer system comprising:

a plurality of first cell boards, each first cell board defined by a peripheral edge that surrounds a first cell board planar surface;

a first interconnect card defined by a peripheral edge that surrounds a first interconnect card planar surface,

wherein the first cell boards are coupled to the first interconnect card such that a portion of the peripheral edge of each of the first cell boards faces a portion of the peripheral edge of the first interconnect card, and the first cell board planar surfaces and the second interconnect card planar surface together define a first common plane, the first interconnect card providing routing between the first cell boards;

a plurality of second cell boards, each second cell board defined by a peripheral edge that surrounds a second cell board planar surface;

a second interconnect card defined by a peripheral edge that surrounds a second interconnect card planar surface,

wherein the second cell boards are coupled to the second interconnect card such that a portion of the peripheral edge of each of the second cell boards faces a portion of the peripheral edge of the second interconnect card, and the second cell board planar surfaces and the second interconnect card planar surface together define a second common plane, the second interconnect card providing routing between the second cell boards;

a first switch card defined by a peripheral edge that surrounds a first switch card planar surface; and

a second switch card defined by a peripheral edge that surrounds a second switch card planar surface,

wherein the first switch card and the second switch card are arranged such that the first and second switch card planar surfaces define a common switch card plane, and wherein the first switch card and the second switch card each provides routing for at least some of the first cell boards and at least some of the second cell boards.

2. The computer system as recited in claim 1 ,

wherein the first switch card is coupled to the first interconnect card.

3. The computer system as recited in claim 2 , wherein the first switch card planar surface of the first switch card is perpendicular to the first common plane and the second common plane.

4. The computer system as recited in claim 3 , wherein the first common plane and the second common plane are spaced apart and parallel to each other.

5. The computer system as recited in claim 4 , wherein an airflow is directed between the first common plane and the second common plane.

6. The computer system as recited in claim 3 ,

wherein the second switch card is coupled to the first and second interconnect cards.

7. The computer system as recited in claim 2 , wherein the first cell boards and the first interconnect card are a first horizontal unit, and the second cell boards and the second interconnect card are a second horizontal unit.

8. The computer system as recited in claim 7 , wherein the first switch card is adapted to accommodate at least one more horizontal unit.

9. The computer system as recited in claim 1 , wherein each of the first cell boards includes a plurality of processors and a memory subsystem.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 9, 2015
From: HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P.
To: HEWLETT PACKARD ENTERPRISE DEVELOPMENT LP
Reel/Frame 037079/0001 →
Continuity (3)
Division 1103915600 · Jan 20, 2005
Provisional Application 6055338600 · Mar 16, 2004
Related Publication 20080055847A1 · Mar 6, 2008