IP Library › Granted Patent US 7,840,763
Granted Patent B2
US 7,840,763 · App. 11/855,633 · Granted Nov 23, 2010

Methods and systems for achieving high assurance computing using low assurance operating systems and processes

Assignee: SCA Technica, Inc.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,840,763
App. No.
11/855,633
Granted
Nov 23, 2010
Kind
B2
Abstract

A computing system contains and uses a partitioning microkernel (PMK) or equivalent means for imposing memory partitioning and isolation prior to exposing data to a target operating system or process, and conducts continuing memory management whereby data is validated by security checks before or between sequential processing steps. The PMK may be used in conjunction with an Object Request Broker.

Claims (21)

1. A method for operating a multi processor system with shared memory and at least one hardware memory management unit, comprising the steps of:

booting a first memory partitioning kernel in one processor;

seizing control of said at least one hardware memory management unit by said memory partitioning kernel;

partitioning available memory so as to allocate and isolate a specific region of memory for each respective processor;

booting processes in said processors; and

limiting memory access by each said processor to its respective said specific region of memory.

2. The method of claim 1 , said multi processor system comprising one from among a group consisting of an FPGA, DSP, GPP, ASIC, motherboard chipset, and PCI Device.

3. The method of claim 1 , further comprising:

limiting data access by at least one said region of memory to another said region of memory to read-only.

4. The method of claim 1 , said partitioning available memory comprising partitioning available memory for processes to run within a processor.

5. The method of claim 1 , further comprising:

limiting by the hardware memory management unit, of memory access and sub-Partitioning of respective specific regions of memory by other programs, to within specified ranges of memory.

6. The method of claim 1 , further comprising:

limiting subsequent changes to said memory isolation partitions to said first memory partitioning kernel.

7. The method of claim 1 , further comprising:

limiting memory access by processors to their respective specific regions of memory defined by said first memory partitioning kernel.

8. The method of claim 1 , wherein a said process in said processors comprises a respective process-specific memory partitioning kernel, said method further comprising the steps of:

booting said process-specific memory partitioning kernel and therewith

seizing control of a respective process-specific hardware memory management unit by said process-specific memory partitioning kernel;

sub-partitioning the respective said specific region of available memory so as to allocate and isolate a process-specific subregion of memory for each processor process; booting a process in said processor; and

limiting memory access by said process to its respective said process-specific subregion of memory.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 18, 2007
From: MUROTAKE, DAVID K.; MARTIN, ANTONIO
To: SCA TECHNICA, INC.
Reel/Frame 019839/0758 →
Continuity (4)
Continuation In Part 1107967300 · Mar 14, 2005
Provisional Application 6055278200 · Mar 12, 2004
Provisional Application 6082579300 · Sep 15, 2006
Related Publication 20080016313A1 · Jan 17, 2008