IP Library Granted Patent US 7,918,244
Granted Patent B2
US 7,918,244 · App. 12/028,776 · Granted Apr 5, 2011

Microfluidic bubble logic devices

Assignee: Massachusetts Institute of Technology
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,918,244
App. No.
12/028,776
Granted
Apr 5, 2011
Kind
B2
Abstract

Fluid-based no-moving part logic devices are constructed from complex sequences of micro- and nanofluidic channels, on-demand bubble/droplet modulators and generators for programming the devices, and micro- and nanofluidic droplet/bubble memory elements for storage and retrieval of biological or chemical elements. The input sequence of bubbles/droplets encodes information, with the output being another sequence of bubbles/droplets or on-chip chemical synthesis. For performing a set of reactions/tasks or process control, the modulators can be used to program the device by producing a precisely timed sequence of bubbles/droplets, resulting in a cascade of logic operations within the micro- or nanofluidic channel sequence, utilizing the generated droplets/bubbles as a control. The devices are based on the principle of minimum energy interfaces formed between the two fluid phases enclosed inside precise channel geometries. Various devices, including logic gates, non-volatile bistable memory, ring oscillators, bubble synchronizers, analysis chips, and printers have been designed.

Claims (15)

1. A fluidic logic device, comprising:

a logic circuit configured for performing a logic operation, the logic circuit configured to receive as an input representational of the input of the logic operation at least one input stream of gaseous or liquid bubbles disposed within an immiscible liquid, to transform the received input into an output representational of the result of the logic operation, and to output an output representational of the result of the logic operation as an output stream of gaseous or liquid bubbles disposed within the immiscible liquid, the logic circuit comprising:

a configuration of channels having interconnections, the channels and channel interconnections being configured so that the flow, through the channels, of the input stream of gaseous or liquid bubbles disposed in an immiscible liquid is controlled by at least one of the group selected from: a resistive or constrictive force caused by interaction between the received input stream of bubbles and the geometry of the channels, a resistive or constrictive force caused by interaction between the received input stream of bubbles and the configuration of the channel interconnections, and the interaction between bubbles from the received input stream of bubbles and other bubbles;

at least one channel input for accepting the input stream of liquid and disposed bubbles into the configuration of interconnected channels; and

at least one channel output for discharging the output stream of liquid and disposed bubbles from the configuration of interconnected channels, wherein the device is a universal AND/NOT gate or a bistable memory element.

2. The device of claim 1 , wherein the device is a toggle flip-flop.

3. The device of claim 1 , wherein the device is a flow-switching valve.

4. The device of claim 1 , wherein the device is cascaded with at least a second fluidic logic device.

5. The device of claim 4 , wherein the cascaded devices form a ring oscillator.

6. The device of claim 4 , wherein the device and the second fluidic logic device are toggle flip-flops and the cascaded devices form a ripple counter.

7. The device of claim 1 , wherein the bistable memory device stores a sample volume taken from a fluid stream.

8. The device of claim 1 , further comprising amplification stages to provide signal gain.

9. The platform of claim 8 , wherein the sorter, fluidic bubble logic screening device, the fluidic bubble logic memory elements, and the fluidic bubble logic routing circuit are contained on a single chip.

10. The device of claim 1 , further comprising an on-demand bubble annihilator.

11. The device of claim 1 , further comprising a bubble generator.

Assignments (2)
CONFIRMATORY LICENSE Recorded May 24, 2012
From: MASSACHUSETTS INSTITUTE OF TECHNOLOGY
To: NATIONAL SCIENCE FOUNDATION
Reel/Frame 028274/0840 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 12, 2009
From: PRAKASH, MANU; GERSHENFELD, NEIL
To: MASSACHUSETTS INSTITUTE OF TECHNOLOGY
Reel/Frame 022388/0065 →
Continuity (4)
Continuation In Part 11416449 · May 2, 2006
Provisional Application 60900301 · Feb 8, 2007
Provisional Application 60676910 · May 2, 2005
Related Publication 20080185057A1 · Aug 7, 2008