Semiconductor memory device
View Patent ↗A semiconductor memory device has a command decoder responsive to a plurality of commands to set the semiconductor memory device to a normal mode, for generating control signals corresponding to the commands, respectively, and a row address prelatch circuit for holding a row address except for a bank address input together with a precharge command, and outputting the row address to a row address latch circuit, when the semiconductor memory device is in a test mode. The row address latch circuit holds the row address output from the row address prelatch circuit in synchronism with a control signal which is generated when an active command is input. The column address latch circuit holds the column address which has already been input when the active command is input, in synchronism with a control signal which is generated when either a read command or a write command is input.
1. A semiconductor memory device comprising:
a memory cell array including a plurality of memory cells;
a data access circuit performing a data access operation on at least one of the memory cells which is designated by first address information and second address information;
a control circuit operating in a first mode to supply the data access circuit with a first address, which accompanies a first command, as the first address information and with a second address, which accompanies a second command appearing subsequently to the first command, as the second address information; and
the control circuit further operating in a second mode to supply the data access circuit with a third address, which accompanies a third command appearing prior to the first command, as the first address information and with a fourth address, which accompanies the first command, as the second address information.
2. The device as claimed in claim 1 , wherein the first mode is a normal operation mode and the second mode is a test operation mode.
3. The device as claimed in claim 2 , wherein the first command is an active command which brings the device to an active state, the second command being a data read and/or write command that initiates the data access operation, and the third command being a precharge command that brings the device to an initial state.
4. The device as claimed in claim 1 , wherein the control circuit is brought into the second mode in response to a fourth command which appears prior to the third command.
5. The device as claimed in claim 1 , wherein the control circuit includes an address pre-latch circuit that temporarily stores the third address in response to the third command.
6. The device as claimed in claim 4 , wherein the control circuit includes an address pre-latch circuit that is activated in response to the fourth command and temporarily stores the third address in response to the third command.