IP Library Granted Patent US 8,054,357
Granted Patent B2
US 8,054,357 · App. 10/445,256 · Granted Nov 8, 2011

Image sensor with time overlapping image output

Assignee: Candela Microsystems, Inc.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,054,357
App. No.
10/445,256
Granted
Nov 8, 2011
Kind
B2
Abstract

An image sensor system with an image sensor that generates a first image and a second image. The first and second images are transmitted to a processor in a time overlapping manner. By way of example, the images may be transferred to the processor in an interleaving manner or provided on separate dedicated busses.

Claims (83)

1. A method for transferring a first image and a second image, comprising:

generating a first image from a plurality of photodetectors of a pixel array, the first image including three image pixels in three different rows of image pixels in the first image, each of the three image pixels being generated from a different row among three adjacent rows of photodetectors in the pixel array;

generating a second image from the plurality of photodetectors, each of the plurality of photodetectors contributes one light response output signal to the first image followed by another one light response output signal to the second image, said generating begins after a start and before a termination of said generating of the first image, the first and second images having different exposures;

converting the first and second images to digital signals; and

receiving the first and second images via at least one digital bus outside of and adjoining a processor into the processor in a time overlapping manner when the processor receives the first image for a very first time, said receiving of the second image begins before said receiving of the first image terminates and with a delay after said receiving of the first image begins, the delay having an increase for an increase in an exposure time of the second image, the processor comprising a memory to store at least a portion of the first image.

2. The method of claim 1 , wherein said receiving is also executed in an interleaving manner in which the first and second images are received in a first plurality of parts of image data of the first image and a second plurality of parts of image data of the second image respectively and in which the first plurality of parts alternate in time domain with the second plurality of parts.

3. The method of claim 2 , wherein at least one of the parts or a plurality of adjacent ones of the parts comprise(s) one or more adjacent substantially whole image lines.

4. The method of claim 1 , wherein during said receiving a portion of the first image is received from a first digital bus and a portion of the second image is received from a second digital bus, the first and second digital buses outside of and adjoining the processor.

5. The method of claim 1 , wherein the first image has negligible exposure relative to a reset noise.

6. The method of claim 1 , further comprising:

generating a third image at the processor from the first and second images, the third image having a compensation for an image washout.

7. The method of claim 6 , wherein the first and second images each has a different exposure time.

8. The method of claim 1 , wherein the processor contains circuitries to direct a storing of one or both of the first and second images in at least one storage device.

9. The method of claim 8 , wherein the at least one storage device comprises a memory.

10. The method of claim 1 , further comprising:

storing in a time overlapping manner the first and second images received by the processor, the storing of the second image begins before the storing of the first image terminates.

11. The method of claim 10 , wherein said storing stores into at least a memory.

12. The method of claim 1 , further comprising:

storing one or both of the first and second images received by the processor.

13. The method of claim 12 , wherein said storing stores into at least one memory.

14. The method of claim 1 , further comprising:

processing one or both of the first and second images prior to said receiving at the processor.

15. The method of claim 1 , wherein the processor is configured to execute an instruction from a non-volatile memory.

16. The method of claim 1 , wherein the processor comprises an image processing unit to execute a plurality of steps to combine the first and second images.

17. The method of claim 1 , further comprising:

generating a third image at the processor from the first and second images, the third image having a compensation for an image wash-out in a longer exposure image among the first and second images by using image data from a shorter exposure image among the first and second images.

18. The method of claim 1 , further comprising:

generating a third image at the processor from the first and second images, the third image having a compensation for an image wash-out in a longer exposure image among the first and second images by using image data from the first image and image data from the second image.

19. A method, comprising:

receiving a first image and a second image via at least one digital bus outside of and adjoining a processor into the processor in a time overlapping manner when the processor receives the first image for a very first time, said receiving of the second image begins before said receiving of the first image terminates and with a delay after said receiving of the first image begins, the delay having an increase for an increase in an exposure time of the second image, the first and second images originated from a plurality of photodetectors of a pixel array in such a way that each of the plurality of photodetectors contributes one light response output signal to the first image followed by another one light response output signal to the second image, the pixel array being coupled to the processor, the first and second images having different exposures, the processor comprising a memory to store at least a portion of the first image.

20. The method of claim 19 , wherein said receiving is also executed in an interleaving manner in which the first and second images are received in a first plurality of parts of image data of the first image and a second plurality of parts of image data of the second image respectively, the first plurality of parts alternate in time domain with the second plurality of parts.

21. The method of claim 20 , wherein at least one of the parts or a plurality of adjacent ones of the parts comprise(s) one or more adjacent substantially whole image lines.

22. The method of claim 19 , wherein a portion of the first image received by the processor during said receiving is received from a first digital bus and a portion of the second image received from a second digital bus, the first and second digital buses being outside of and adjoining the processor.

23. The method of claim 19 wherein the first image has negligible exposure relative to a reset noise.

24. The method of claim 19 , further comprising:

generating a third image at the processor from the first and second images, the third image having a compensation for an image washout.

25. The method of claim 19 , wherein the processor contains circuitries to direct a storing of one or both of the first and second images in at least one storage device.

26. The method of claim 19 , further comprising:

storing in a time overlapping manner the first and second images received by the processor, the storing of the second image begins before the storing of the first image is completed.

27. The method of claim 19 , further comprising:

storing one or both of the first and second images received by the processor.

28. The method of claim 19 , wherein the processor is configured to execute an instruction from a non-volatile memory.

29. The method of claim 19 , wherein the processor comprises an image processing unit to execute a plurality of steps to combine the first and second images.

30. The method of claim 19 , further comprising:

generating a third image at the processor from the first and second images, the third image having a compensation for an image wash-out in a longer exposure image among the first and second images by using image data from a shorter exposure image among the first and second images.

31. The method of claim 19 , further comprising:

generating a third image at the processor from the first and second images, the third image having a compensation for an image wash-out in a longer exposure image among the first and second images by using image data from the first image and image data from the second image.

32. A method for transferring a first image and a second image, comprising:

generating a first image from a plurality of photodetectors of a pixel array, the first image including three image pixels in three different rows of image pixels in the first image, each of the three image pixels being generated from a different row of three adjacent rows of photodetectors in the pixel array;

generating a second image from the plurality of photodetectors, each of the plurality of photodetectors contributes one light response output signal to the first image followed by another one light response output signal to the second image, said generating said second image begins between a start and a termination of said generating of the first image, the first and second images having different exposures;

converting the first and second images into digital signals; and

receiving the first and second images via at least one digital bus outside of and adjoining a processor into the processor in an interleaving manner when the processor receives the first image for a very first time, the interleaving manner being such that the first and second images are received in a first plurality of parts of image data of the first image and a second plurality of parts of image data of the second images respectively and such that the first plurality of parts alternate in time domain with the second plurality of parts, the processor comprising a memory to store at least a portion of the first image.

33. The method of claim 32 , wherein the first image has negligible exposure relative to a reset noise.

34. The method of claim 32 , further comprising:

generating a third image at the processor from the first and second images, the third image having a compensation for an image washout.

35. The method of claim 32 , wherein the processor contains circuitries to direct a storing of one or both of the first and second images in at least one storage device.

36. The method of claim 32 , further comprising:

storing in a time overlapping manner the first and second images received by the processor, the storing of the second image begins before the storing of the first image is completed.

37. The method of claim 32 , further comprising:

storing one or both of the first and second images received by the processor.

38. The method of claim 32 , wherein the processor is configured to execute an instruction from a non-volatile memory.

39. The method of claim 32 , wherein the processor comprises an image processing unit to execute a plurality of steps to combine the first and second images.

40. The method of claim 32 , further comprising:

generating a third image at the processor from the first and second images, the third image having a compensation for an image wash-out in a longer exposure image among the first and second images by using image data from a shorter exposure image among the first and second images.

41. The method of claim 32 , further comprising:

generating a third image at the processor from the first and second images, the third image having a compensation for an image wash-out in a longer exposure image among the first and second images by using image data from the first image and image data from the second image.

42. The method of claim 32 , wherein at least one of the parts or a plurality of adjacent ones of the parts comprise(s) one or more adjacent substantially whole image lines.

43. A method, comprising:

receiving a first image and a second image via at least one digital bus outside of and adjoining a processor into the processor in an interleaving manner when the processor receives the first image for a very first time, the first and second images being generated from a plurality of photodetectors of a pixel array in such a way that each of the plurality of photodetectors contributes one light response output signal to the first image followed by another one light response output signal to the second image, the interleaving manner being such that the first and second images are received in a first plurality of parts of image data of the first image and a second plurality of parts of image data of the second image respectively and such that the first plurality of parts alternate in time domain with the second plurality of parts, the first and second images having different exposures, the processor comprising a memory to store at least a portion of the first image.

44. The method of claim 43 , wherein the first image has negligible exposure relative to the reset noise.

45. The method of claim 43 , further comprising:

generating a third image at the processor from the first and second images, the third image having a compensation for an image washout.

46. The method of claim 43 , wherein the processor contains circuitries to direct a storing of one or both of the first and second images in at least one storage device.

47. The method of claim 43 , further comprising:

storing in a time overlapping manner the first and second images received by the processor, the storing of the second image begins before the storing of the first image is completed.

48. The method of claim 43 , further comprising:

storing one or both of the first and second images received by the processor.

49. The method of claim 43 , wherein the processor is configured to execute an instruction from a non-volatile memory.

50. The method of claim 43 , wherein the processor comprises an image processing unit to execute a plurality of steps to combine the first and second images.

51. The method of claim 43 , further comprising:

generating a third image at the processor from the first and second images, the third image having a compensation for an image wash-out in a longer exposure image among the first and second images by using image data from a shorter exposure image among the first and second images.

52. The method of claim 43 , further comprising:

generating a third image at the processor from the first and second images, the third image having a compensation for an image wash-out in a longer exposure image among the first and second images by using image data from the first image and image data from the second image.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 23, 2003
From: TAY, HIOK NAM
To: CANDELA MICROSYSTEMS, INC.
Reel/Frame 014126/0099 →
Continuity (10)
Continuation In Part 10236515 · Sep 6, 2002
Continuation In Part 12534874 · Aug 4, 2009
Continuation 10868407 · Jun 14, 2004
Continuation 10183218 · Jun 26, 2002
Provisional Application 60345672 · Jan 5, 2002
Provisional Application 60358611 · Feb 21, 2002
Provisional Application 60333216 · Nov 6, 2001
Provisional Application 60338465 · Dec 3, 2001
Provisional Application 60455436 · Mar 15, 2003
Related Publication 20030193699A1 · Oct 16, 2003