IP Library Granted Patent US 8,065,794
Granted Patent B2
US 8,065,794 · App. 12/239,306 · Granted Nov 29, 2011

Printed wiring board and its manufacturing method

Assignee: Ibiden Co., Ltd.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,065,794
App. No.
12/239,306
Granted
Nov 29, 2011
Kind
B2
Abstract

The present invention has for its object to provide a process for manufacturing multilayer printed circuit boards which is capable of simultaneous via hole filling and formation of conductor circuit and via holes of good crystallinity and uniform deposition can be constructed on a substrate and high-density wiring and highly reliable conductor connections can be realized without annealing. The present invention is related to a process for manufacturing multilayer printed circuit boards which comprises disposing an interlayer resin insulating layer on a substrate formed with a conductor circuit, creating openings for formation of via holes in said interlayer resin insulating layer, forming an electroless plated metal layer on said interlayer resin insulating layer, disposing a resist thereon, performing electroplating, stripping the resist off and etching the electroless plated metal layer to provide a conductor circuit and via holes, wherein the electroplating is performed intermittently using said electroless plated metal layer as cathode and a plating metal as anode at a constant voltage between said anode and said cathode.

Claims (5)

1. A process for manufacturing a multilayer printed circuit board which comprises at least the following steps (1) to (4):

(1) a step for piercing through holes not larger than 200 μm in diameter in a core board by laser

(2) a step for plating said through holes therein to construct plated-through holes

(3) a step for constructing an interlayer resin insulating layer provided with openings communicating with said plated-through holes on the core board

(4) a step for plating the openings in said interlayer resin insulating layer to construct via holes in the manner of plugging the through holes in said plated-through holes.

Priority Claims (7)
JP 10/259854 · Sep 14, 1998 · national
JP 10/283435 · Sep 17, 1998 · national
JP 10/288925 · Sep 24, 1998 · national
JP 10/331200 · Nov 20, 1998 · national
JP 10/334499 · Nov 25, 1998 · national
JP 10/362962 · Dec 21, 1998 · national
JP 11/95916 · Apr 2, 1999 · national
Continuity (3)
Division 10751428 · Jan 6, 2004
Division 09787139
Related Publication 20090145652A1 · Jun 11, 2009