IP Library › Granted Patent US 8,144,167
Granted Patent B2
US 8,144,167 · App. 12/458,609 · Granted Mar 27, 2012

Monitoring graphics processing

Assignee: ARM Limited
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,144,167
App. No.
12/458,609
Granted
Mar 27, 2012
Kind
B2
Abstract

A graphics processing apparatus is provided with rendering circuitry which separately renders different areas of a frame of pixel values. Monitoring circuitry coupled to the rendering circuitry captures for each area rendered one or more parameters and stores these parameters to a parameter memory. A performance frame can be generated from the captured and stored parameters with performance-representing pixel values for each area within the performance frame corresponding to an area within the image frame and having a visual characteristic selected in dependence upon the performance parameter which was captured. The visual characteristic may be a grey-scale value, a pixel intensity or a pixel color.

Claims (15)

1. A method of analysing a graphics processing apparatus separately rendering different areas of an image frame representing a scene, said method comprising the steps of:

a computer reading an array of one or more performance parameters stored within a performance parameter memory for respective areas of said frame;

the computer generating a performance parameter frame with areas of performance parameter-representing pixel values having at least one visual characteristic selected in dependence upon at least one performance parameter of a corresponding area within said image frame; and

displaying the performance parameter frame.

2. A method as claimed in claim 1 , wherein said scene includes one or more primitives and said frame is formed of a plurality of tiles of pixel values.

3. A method as claimed in claim 2 , wherein in response to data characterising said one or more primitives, said image frame is rendered as a sequence of said tiles, each of said tiles being rendered in turn for a selection of said one or more primitives identified as potentially intersecting said tile.

4. A method as claimed in claim 1 , wherein each area within said performance parameter frame has a corresponding area within said image frame.

5. A method as claimed in claim 1 , wherein said at least one visual characteristic comprises one or more of:

pixel grey-scale value;

pixel intensity; and

pixel colour.

6. A method as claimed in claim 1 , wherein a plurality of performance parameter frames are generated for each image frame, different performance parameter frames having areas with pixel values dependent upon different performance parameters.

7. A method as claimed in claim 1 , wherein said array of one or more performance parameters and said image frame are stored within a common memory.

8. A method as claimed in claim 1 , wherein said graphic processing apparatus is part of an integrated circuit and said steps of reading and generating are performed with a general purpose computer coupled to said integrated circuit.

9. A non-transitory computer program storage medium storing a computer program for controlling a general purpose computer to perform the method as claims in claim 1 .

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 5, 2009
From: LANGTIND, FRANK KLAEBOE; PEDERSEN, REMI
To: ARM LIMITED
Reel/Frame 023343/0561 →
Priority Claims (1)
GB 0813028.8 · Jul 16, 2008 · national
Continuity (1)
Related Publication 20100020090A1 · Jan 28, 2010