IP Library Granted Patent US 8,279,131
Granted Patent B2
US 8,279,131 · App. 12/484,626 · Granted Oct 2, 2012

Panel array

Assignee: Raytheon Company
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,279,131
App. No.
12/484,626
Granted
Oct 2, 2012
Kind
B2
Abstract

A mixed-signal, multilayer printed wiring board fabricated in a single lamination step is described. The PWB includes one or more radio frequency (RF) interconnects between different circuit layers on different circuit boards which make up the PWB. The PWB includes a number of unit cells with radiating elements and an RF cage disposed around each unit cell to isolate the unit cell. A plurality of flip-chip circuits are disposed on an external surface of the PWB and a heat sink can be disposed over the flip chip components.

Claims (18)

1. A panel array comprising:

a multilayer laminated circuit board assembly having first and second opposing surfaces, said multilayer laminated circuit board assembly comprised of a plurality of circuit boards with at least a first one of the circuit boards having a plurality of radiating antenna elements disposed thereon so as to radiate through the first surface of said multilayer laminated circuit board assembly, at least a second one of the circuit boards having an RF feed circuit disposed thereon, at least a third one of the circuit boards having logic circuits disposed thereon and at least a fourth one of the circuit boards having a DC circuit disposed thereon and wherein the first surface of said multilayer laminated circuit board assembly corresponds to a top-most layer of said multilayer laminated circuit board assembly and the second surface of said multilayer laminated circuit board assembly corresponds to a bottom-most layer of said multilayer laminated circuit board assembly and wherein said multilayer laminated circuit board assembly further includes a plurality of plated through holes extending from the top-most layer to the bottom-most layer of said multilayer laminated circuit board assembly with at least some of the plurality of plated through holes forming a waveguide cage around the radiating antenna element and at least some of the plurality of plated through holes corresponding to one or more RF interconnects, with each of said one or more RF interconnects providing at least one RF signal path between a first transmission line on a first layer of said plurality of circuit boards and a second transmission line on a second different layer of said plurality of circuit boards with each of said RF interconnects including one or more RF matching pads which electrically match one or more electrical characteristics of an RF stub formed in said RF interconnect; and

a plurality of flip-chip circuits disposed on the second surface of said multilayer laminated circuit board assembly.

2. The panel array of claim 1 further comprising a heat sink disposed over said plurality of flip-chip circuits on the second surface of said multi-layer laminated circuit board assembly.

3. The panel array of claim 2 further comprising one or more flex circuits electrically coupled to the DC and logic circuits on said multilayer laminated circuit board assembly.

4. The panel array of claim 3 further comprising one or more RF connectors coupled to one or more of the RF circuits said multilayer laminated circuit board assembly.

5. The panel array of claim 1 wherein at least some of the first plurality of plated through holes serve as vertical transitions between layers for RF signal distribution.

6. The multilayer printed wiring (PWB) of claim 5 wherein said heat sink is provided as a liquid cooled brazement.

7. A panel array comprising:

a multi-layer printed wiring board (PWB) including:

a plurality of printed circuit boards (PCBs) with at least a first one of the PCBs having a first plurality of radiating antenna elements disposed thereon, at least a second one of the PCBs having an RF feed circuit disposed thereon, said RF feed electrically coupled to said plurality of radiating antenna elements, at least a third one of the PCBs having logic circuits disposed thereon and at least a fourth one of the PCBs having a DC circuit disposed thereon; and

a first plurality of waveguide cages, each of said first plurality of waveguide cages disposed about a corresponding one of said first plurality of radiating antenna elements wherein each of said first plurality of waveguide cages formed from plated-through holes extending from a first outermost layer of the PWB to a second outermost layer of the PWB;

wherein said PWB includes an upper surface and a lower surface, said first plurality of radiating antenna elements to radiate through said upper surface of said PWB;

wherein said PWB further comprises a plurality of flip chip circuits disposed on said lower surface of said PWB; and

wherein said PWB comprises one or more RF interconnects, each of said RF interconnects provided from a plated-through hole extending from the first outermost layer of the PWB to the second outermost layer of the PWB, with each of said one or more RF interconnects providing at least one RF signal path between a first transmission line on a first layer of said PWB and a second transmission line on a second different layer of said PWB, with each of said RF interconnects including one or more RF matching pads which electrically match one or more electrical characteristics of an RF stub formed in said RF interconnect.

8. The panel array of claim 7 wherein all active electronics of said multilayer PWB are disposed on said lower surface of said multilayer PWB.

9. The panel array of claim 7 further comprising a heat sink disposed over said flip-chip circuits on said lower surface.

10. The panel array of claim 9 wherein said heat sink is provided as a liquid cooled brazement.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 19, 2009
From: PUZELLA, ANGELO M.; LICCIARDELLO, JOSEPH A.; DUPUIS, PATRICIA S.; FRANCIS, JOHN B.; KOMISAREK, KENNETH S.; BOZZA, DONALD A.; ALM, ROBERTO W.
To: RAYTHEON COMPANY
Reel/Frame 022849/0390 →
Continuity (4)
Continuation In Part 11558126 · Nov 9, 2006
Division 11533848 · Sep 21, 2006
Provisional Application 61163002 · Mar 24, 2009
Related Publication 20100066631A1 · Mar 18, 2010