IP Library › Granted Patent US 8,290,339
Granted Patent B2
US 8,290,339 · App. 12/850,690 · Granted Oct 16, 2012

Video processing apparatus

Assignee: Panasonic Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,290,339
App. No.
12/850,690
Granted
Oct 16, 2012
Kind
B2
Abstract

Color difference signals of demodulated video are vertically filtered to be converted into 4:2:2 signals before subjected to OSD synthesis, after which those signals are once again vertically filtered as a sort of scaling to obtain the output resolution. As filtering is carried out in two stages, the frequency characteristic deteriorates. A video processor superimposes an OSD video signal on a 4:2:0 format video signal, and includes: a converting section for converting the OSD video signal into YUV signals; an OSD luminance signal scaling section for performing scaling on an OSD luminance signal included in the YUV signals; a luminance signal synthesizing section for synthesizing the scaled OSD luminance signal and the luminance signal of the 4:2:0 format video signal; an OSD color difference signal scaling section for performing scaling on OSD color difference signals included in the YUV signals; and a color difference signal synthesizing section for synthesizing the scaled OSD color difference signals and the color difference components of the 4:2:0 format video signal.

Claims (10)

1. A video processor for superimposing an OSD video signal on a 4:2:0 format video signal, the processor comprising:

a converting section configured to convert the OSD video signal into YUV signals;

an OSD luminance signal scaling section configured to perform scaling processing on an OSD luminance signal that is included in the YUV signals;

a luminance signal synthesizing section configured to synthesize together the OSD luminance signal that has been scaled and the luminance signal of the 4:2:0 format video signal;

an OSD color difference signal scaling section configured to perform scaling processing on OSD color difference signals that are included in the YUV signals; and

a color difference signal synthesizing section configured to synthesize together the OSD color difference signals that have been scaled and the color difference components of the 4:2:0 format video signal.

2. The video processor of claim 1 , wherein the OSD color difference signal scaling section generates an OSD color difference upscaled signal by changing the scaling factors for the OSD color difference signals according to the sampling phase of the color difference signals of the 4:2:0 format video signal.

3. The video processor of claim 2 , wherein the color difference signal synthesizing section synthesizes together the OSD color difference upscaled signal and the color difference components of the 4:2:0 format video signal.

4. The video processor of claim 1 , further comprising a color difference signal scaling section configured to perform scaling processing on the synthesized color difference signals that have been supplied from the color difference signal synthesizing section,

wherein if the synthesized color difference signals are interlaced signals, the color difference signal scaling section converts the synthesized color difference signals into progressive signals, not into the 4:2:2 format.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 24, 2011
From: NORITAKE, TOSHIYA
To: PANASONIC CORPORATION
Reel/Frame 025681/0498 →
Priority Claims (1)
JP 2009-182999 · Aug 6, 2009 · national
Continuity (1)
Related Publication 20110038596A1 · Feb 17, 2011