IP Library › Granted Patent US 8,296,556
Granted Patent B2
US 8,296,556 · App. 12/683,808 · Granted Oct 23, 2012

System and method for processing booting failure of system

Assignee: ASUSTeK Computer Inc.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,296,556
App. No.
12/683,808
Granted
Oct 23, 2012
Kind
B2
Abstract

A method for processing booting failure of a computer system is adapted for being performed at a computer. The method includes the following steps. First, a parameter selecting signal is generated according to a triggering signal by a control module. Second, a driving parameter is chosen from a look-up table according to the parameter selecting signal by a basic input output system (BIOS), and the driving parameter is loaded into the BIOS and provided to a driving module. Third, a memory is driven according to the driving parameter by the driving module. Fourth, the driving parameter is stored by BIOS.

Claims (22)

1. A method for processing booting failure of a system, adapted for being performed at a computer, the method comprising:

generating a parameter selecting signal by a counter of a control module according to a triggering signal while a memory is not successfully driven;

selecting a driving parameter from a look-up table according to the parameter selecting signal by a basic input output system (BIOS), loading the driving parameter into the BIOS, and providing the driving parameter to a driving module;

driving the memory by the driving module according to the driving parameter; and

storing the driving parameter by the BIOS.

2. The method according to claim 1 , further comprising:

generating the triggering signal by a triggering signal generating module.

3. The method according to claim 1 , further comprising:

generating a driving failure signal by the BIOS and transmitting the driving failure signal to the control module when the memory is not driven successfully.

4. The method according to claim 3 , wherein the driving failure signal is generated after a predetermined time.

5. The method according to claim 1 , wherein the system is rebooted after the parameter selecting signal is generated.

6. A device for processing booting failure of a system, adapted for being disposed at a computer, the processing device comprising:

a control module having a counter, and the counter generates a parameter selecting signal according to a triggering signal while a memory is not successfully driven;

a BIOS selecting a driving parameter according to the parameter selecting signal from a look-up table and loading the driving parameter; and

a driving module for driving the memory according to the driving parameter.

7. The processing device according to claim 6 , further comprising:

a triggering signal generating module generating the triggering signal and transmitting the triggering signal to the control module.

8. The processing device according to claim 7 , wherein the triggering signal generating module has a button or a switch.

9. The processing device according to claim 6 , wherein the driving parameter is recorded in a look-up table and the driving parameter includes an operating voltage parameter and a timing controlling parameter provided for the BIOS to drive the memory.

10. The processing device according to claim 6 , wherein the memory is a random access memory (RAM).

11. The processing device according to claim 6 , wherein the processing device is disposed on a motherboard of the computer.

12. The processing device according to claim 6 , further comprising a storage module storing the look-up table.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 7, 2010
From: LIN, CHIH-SHIEN; TSAI, YI-CHUN
To: ASUSTEK COMPUTER INC.
Reel/Frame 023748/0288 →
Priority Claims (1)
TW 98102811 A · Jan 23, 2009 · national
Continuity (1)
Related Publication 20100191950A1 · Jul 29, 2010