IP Library › Granted Patent US 8,304,896
Granted Patent B2
US 8,304,896 · App. 12/955,565 · Granted Nov 6, 2012

Embedded die package and process flow using a pre-molded carrier

Assignee: Fairchild Semiconductor Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,304,896
App. No.
12/955,565
Granted
Nov 6, 2012
Kind
B2
Abstract

An embedded die package includes a carrier with an electrical device in the cavity of the carrier, a first dielectric layer covering the sides and top of the electrical device except for vias over selected bonding pads of the electrical device, a plurality of metal conductors, each of which is in contact with at least one of the vias, one or more additional dielectric layers lying over the metal conductors and the first dielectric layer, wherein a top layer of the one or more dielectric layers has openings with metalization underneath coupled to at least one of the metal conductors, and solder bumps protruding from each of the openings.

Claims (22)

1. An embedded die package comprising:

a pre-molded carrier with a first electrical device in a first cavity and a second electrical device in a second cavity of said carrier;

a first dielectric layer covering the sides and top of said first and second electrical devices except for vias over selected bonding pads of said electrical devices;

on said first dielectric layer, a plurality of first metal conductors, each of which is in contact with at least one of said bonding pads in said vias and at least one first metal conductor in contact with at least one bond pad of each die;

one or more additional dielectric layers lying over said first metal conductors and said first dielectric layer, wherein a top layer of said one or more dielectric layers has openings with metallization electrically connected to at least one of said plurality of first metal conductors; and

a plurality of solder bumps protruding from each of said openings.

2. The package set forth in claim 1 wherein both electrical devices are active devices.

3. The package set forth in claim 1 wherein one of said electrical devices is an active device and the other of said electrical devices is a passive device.

4. The package set forth in claim 1 further comprising a plurality of second metal conductors, each of which is coupled to at least one of said plurality of first metal conductors.

5. The package set forth in claim 1 wherein at least one of said solder bumps is formed electrically connected to one of said plurality of first metal conductors.

6. The package set forth in claim 1 wherein one of said electrical devices is an active device and the other of said electrical devices is a passive device.

7. An embedded die package comprising:

a pre-molded carrier with a first electrical device in a first cavity of said carrier and a second electrical device in a second cavity;

a first dielectric layer covering the sides and top of said first and second electrical devices except for vias over selected bonding pads of said electrical devices;

a plurality of first metal conductors, each of which is in contact with at least one of said bonding pads by extending through said vias and at least one first metal conductor in contact with at least one bond pad of each die;

one or more additional dielectric layers lying over said plurality of first metal conductors and said first dielectric layer,

wherein a top layer of said one or more dielectric layers has openings with a second plurality of metal conductors underneath coupled to at least one of said plurality of first metal conductors; and

a plurality of solder bumps protruding from each of said openings;

wherein at least one of said solder bumps is located inside of the lateral perimeter of said electrical device, and at least one of said solder bumps forms a direct electrical connection to one of said second plurality of metal conductor.

8. The package set forth in claim 7 wherein both electrical devices are active devices.

9. The package set forth in claim 7 wherein one of said electrical devices is an active device and the other of said electrical devices is a passive device.

10. The package set forth in claim 7 wherein at least one of said solder bumps is formed electrically connected to one of said plurality of first metal conductors.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 3, 2021
From: FAIRCHILD SEMICONDUCTOR CORPORATION
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 057694/0374 →
Continuity (2)
Division 12175171 · Jul 17, 2008
Related Publication 20110068461A1 · Mar 24, 2011