IP Library › Granted Patent US 8,325,285
Granted Patent B2
US 8,325,285 · App. 13/332,786 · Granted Dec 4, 2012

Liquid crystal display device

Assignee: Semiconductor Energy Laboratory Co., Ltd.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,325,285
App. No.
13/332,786
Granted
Dec 4, 2012
Kind
B2
Abstract

A method of manufacturing, with high mass productivity, liquid crystal display devices having highly reliable thin film transistors with excellent electric characteristics is provided. In a liquid crystal display device having an inverted staggered thin film transistor, the inverted staggered thin film transistor is formed as follows: a gate insulating film is formed over a gate electrode; a microcrystalline semiconductor film which functions as a channel formation region is formed over the gate insulating film; a buffer layer is formed over the microcrystalline semiconductor film; a pair of source and drain regions are formed over the buffer layer; and a pair of source and drain electrodes are formed in contact with the source and drain regions so as to expose a part of the source and drain regions.

Claims (74)

1. A display device comprising:

a gate wiring;

a transistor comprising a first semiconductor layer, a second semiconductor layer including an impurity element imparting one conductivity type, and a part of the gate wiring;

a pixel electrode electrically connected to the transistor; and

a counter electrode over the pixel electrode,

wherein a first region includes a second region not overlapping with the pixel electrode,

wherein the first region is a region where a first color film, a second color film, a third color film, a light shielding film, a projection, and the counter electrode are overlapped with one another,

wherein the first region overlaps with the gate wiring, and

wherein the second semiconductor layer includes a microcrystalline semiconductor.

2. The display device according to claim 1 ,

wherein the first color film, the second color film, and the third color film are located between the light shielding film and the counter electrode, and

wherein the projection is located between the gate wiring and the counter electrode.

3. The display device according to claim 1 , wherein the display device is a vertical alignment liquid crystal display device.

4. The display device according to claim 1 , wherein the gate wiring comprises metal.

5. A display device comprising:

a gate wiring;

a transistor comprising a first semiconductor layer, a second semiconductor layer including an impurity element imparting one conductivity type, and a part of the gate wiring;

a pixel electrode electrically connected to the transistor; and

a counter electrode over the pixel electrode,

wherein a first region includes a second region not overlapping with the pixel electrode,

wherein the first region is a region where a first color film, a second color film, a third color film, a light shielding film, a projection, and the counter electrode are overlapped with one another,

wherein the first region overlaps with the gate wiring,

wherein the pixel electrode is provided with a slit, and

wherein the second semiconductor layer includes a microcrystalline semiconductor.

6. The display device according to claim 5 ,

wherein the first color film, the second color film, and the third color film are located between the light shielding film and the counter electrode, and

wherein the projection is located between the gate wiring and the counter electrode.

7. The display device according to claim 5 , wherein the display device is a vertical alignment liquid crystal display device.

8. The display device according to claim 5 , wherein the gate wiring comprises metal.

9. A display device comprising:

a gate wiring;

a first transistor comprising a first semiconductor layer, a second semiconductor layer including an impurity element imparting one conductivity type, and a first part of the gate wiring;

a first pixel electrode electrically connected to the first transistor;

a second transistor comprising a second part of the gate wiring;

a second pixel electrode electrically connected to the second transistor; and

a counter electrode over the first pixel electrode,

wherein a first region includes a second region not overlapping with the first pixel electrode,

wherein the first region is a region where a first color film, a second color film, a third color film, a light shielding film, a projection, and the counter electrode are each overlapped with one another,

wherein the first region overlaps with the gate wiring, and

wherein the second semiconductor layer includes a microcrystalline semiconductor.

10. The display device according to claim 9 ,

wherein the first color film, the second color film, and the third color film are located between the light shielding film and the counter electrode, and

wherein the projection is located between the gate wiring and the counter electrode.

11. The display device according to claim 9 , wherein the display device is a vertical alignment liquid crystal display device.

12. The display device according to claim 9 , wherein the gate wiring comprises metal.

13. A display device comprising:

a gate wiring;

a first transistor comprising a first semiconductor layer, a second semiconductor layer including an impurity element imparting one conductivity type, and a first part of the gate wiring;

a first pixel electrode electrically connected to the first transistor;

a second transistor comprising a second part of the gate wiring;

a second pixel electrode electrically connected to the second transistor; and

a counter electrode over the first pixel electrode,

wherein a first region includes a second region not overlapping with the first pixel electrode,

wherein the first region is a region where a first color film, a second color film, a third color film, a light shielding film, a projection, and the counter electrode are each overlapped with one another, and

wherein the first region overlaps with the gate wiring

wherein the first pixel electrode is provided with a slit, and

wherein the second semiconductor layer includes a microcrystalline semiconductor.

14. The display device according to claim 13 ,

wherein the first color film, the second color film, and the third color film are located between the light shielding film and the counter electrode, and

wherein the projection is located between the gate wiring and the counter electrode.

15. The display device according to claim 13 , wherein the display device is a vertical alignment liquid crystal display device.

16. The display device according to claim 13 , wherein the gate wiring comprises metal.

17. The display device according to claim 1 ,

wherein the first semiconductor layer and the second semiconductor layer are overlapped with the first region.

18. The display device according to claim 5 ,

wherein the first semiconductor layer and the second semiconductor layer are overlapped with the first region.

19. The display device according to claim 9 ,

wherein the first semiconductor layer and the second semiconductor layer are overlapped with the first region.

20. The display device according to claim 13 ,

wherein the first semiconductor layer and the second semiconductor layer are overlapped with the first region.

21. The display device according to claim 1 , wherein the projection serves as a spacer.

22. The display device according to claim 5 , wherein the projection serves as a spacer.

23. The display device according to claim 9 , wherein the projection serves as a spacer.

24. The display device according to claim 13 , wherein the projection serves as a spacer.

Priority Claims (1)
JP 2007-179092 · Jul 6, 2007 · national
Continuity (3)
Continuation 12795040 · Jun 7, 2010
Continuation 12213729 · Jun 24, 2008
Related Publication 20120086012A1 · Apr 12, 2012