IP Library Granted Patent US 8,339,102
Granted Patent B2
US 8,339,102 · App. 10/986,799 · Granted Dec 25, 2012

System and method for regulating loading on an integrated circuit power supply

Assignee: Spansion Israel Ltd
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,339,102
App. No.
10/986,799
Filed
Nov 15, 2004
Granted
Dec 25, 2012
Kind
B2
Art Unit
2859
USPC
320/132
Abstract

A load adjustment circuit and a method for adjusting a load are provided. The circuit may include a power source to supply power to a load, and a control unit to control a property of the load. The control unit may be adapted to adjust a property of the load based on a signal received from the power source. The method may include supplying power to a load and adjusting a property of the load to decrease the power supplied to the load if the power supplied to the load is greater than a maximum threshold.

Claims (22)

1. A non-volatile memory device comprising:

a charge pump to supply power to a load comprised of a set of selectively connectable load units, wherein each load unit includes a set of non-volatile memory cells; and

a load adjusting circuit to adjust a number of load units concurrently connected to said charge pump based on an overload signal from said charge pumps

wherein said charge pump, said load adjusting circuit, and said load are disposed on a memory chip.

2. The load adjustment circuit of claim 1 , wherein said charge pump is a phased charge pump.

3. The load adjustment circuit according to claim 1 , comprising a regulator to regulate said charge pump.

4. The load adjustment circuit according to claim 1 , wherein said charge pump is a constant power source.

5. The load adjustment circuit according to claim 1 , wherein said number of load units comprise a segmented virtual ground array.

6. A method of operating a non-volatile memory device including a load comprised of a number of selectively detachable non-volatile memory cell load segments of the non-volatile memory device, said method comprising:

supplying power from a charge pump to said load; and

determining based on an overload signal from said charge pump whether the power supplied to said load is greater than a maximum threshold of the charge pump and if so, changing a number of load segments concurrently connected to said charge pump.

7. The method of claim 6 , comprising determining whether the power supplied to said load is less than a minimum threshold and if so, increasing the number of load segments concurrently connected to said charge pump.

8. The method of claim 6 , wherein said maximum threshold is pre-determined.

9. The method of claim 6 , wherein said maximum threshold is determined based on operating conditions of said load.

10. The method of claim 6 , wherein said maximum threshold is determined based on fabrication parameters of said load.

11. The method of claim 6 , comprising determining whether the power supplied to said load is greater than said maximum threshold and if so, reducing the number of load segments concurrently connected to said charge pump.

12. The method of claim 11 , comprising determining whether the power supplied to said load is less than a minimum supply threshold and if so, increasing the number of load segments concurrently connected to said charge pump.

13. A method of operating a non-volatile memory device comprising:

adjusting a load of the non-volatile device on a charge pump of the non-volatile device by supplying power from said charge pump to said load of segments of non-volatile memory cells; and

determining based on an overload signal received from said charge pump whether the power supplied to said load is less than a minimum threshold and if so, changing the number of load segments concurrently connected to said charge pump.

14. A non-volatile memory device according to claim 1 wherein said memory chip is a single memory chip.

15. A non-volatile memory device according to claim 1 wherein said digital overload signal includes a single bit which changes for indicating an overload condition.

Assignments (5)
RELEASE OF SECURITY INTEREST Recorded Mar 16, 2022
From: MUFG UNION BANK, N.A.
To: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
Reel/Frame 059410/0438 →
CORRECTIVE ASSIGNMENT TO CORRECT THE FOLLOWING NUMBERS 6272046,7277824,7282374,7286384,7299106,7337032,7460920,7519447 PREVIOUSLY RECORDED ON REEL 039676 FRAME 0237. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Oct 16, 2018
From: CYPRESS SEMICONDUCTOR CORPORATION
To: MORGAN STANLEY SENIOR FUNDING
Reel/Frame 047797/0854 →
SECURITY INTEREST Recorded Aug 15, 2016
From: CYPRESS SEMICONDUCTOR CORPORATION
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 039676/0237 →
CHANGE OF NAME Recorded Feb 5, 2013
From: SAIFUN SEMICONDUCTORS LTD
To: SPANSION ISRAEL LTD
Reel/Frame 029751/0803 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 12, 2005
From: KUSHNARENKO, ALEXANDER; NITZAN, IFAT
To: SAIFUN SEMICONDUCTORS LTD.
Reel/Frame 016764/0628 →
Continuity (2)
Provisional Application 60542871 · Feb 10, 2004
Related Publication 20050174709A1 · Aug 11, 2005