IP Library › Granted Patent US 8,350,912
Granted Patent B2
US 8,350,912 · App. 12/375,641 · Granted Jan 8, 2013

Image sensor and image sensor system

Assignee: SSD Company Limited
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,350,912
App. No.
12/375,641
Granted
Jan 8, 2013
Kind
B2
Abstract

A CMOS image sensor 1 outputs a differential signal (VF−VU) between a pixel signal (VF) in a period when a LED 7 is turned on in an exposure period and a pixel signal (VU) in a period when the LED 7 is turned off in the exposure period. This does not obtain a difference between a pixel signal in an exposure period and a pixel signal in a non-exposure period. It is possible to increase simplicity in utilization as well as suppressing fixed pattern noise by generating the difference between pixel signals in different exposure spans from each other.

Claims (49)

1. An image sensor comprising:

a plurality of light receiving elements arranged in a reticular pattern; and

a plurality of difference circuits, each of the difference circuits corresponding to a respective one of the plurality of the light receiving elements, each of the difference circuits including:

a first capacitor configured to be charged with a first signal, the first signal being generated by the respective light receiving element in a first period; and

a second capacitor configured to be charged with a second signal, the second signal being generated by the respective light receiving element in a second period,

wherein the difference circuit selectively generates a third signal, after the first and second periods, the third signal being a function of a voltage on the first capacitor and a voltage on the second capacitor, the third signal indicating a difference between the first signal and the second signal.

2. The image sensor as claimed in claim 1 wherein light reflected by a retroreflective member is inputted to the light receiving element.

3. The image sensor as claimed in claim 1 wherein the difference circuit is controlled by a control signal from an external information processing unit which operates in accordance with a computer program.

4. The image sensor as claimed in claim 1 wherein the image sensor is a CMOS image sensor.

5. The image sensor as claimed in claim 1 wherein a terminal of the first capacitor is connected to a terminal of the second capacitor.

6. The image sensor as claimed in claim 1 wherein the first signal is supplied to a first node in the first period, the first node being connected to a first terminal of the first capacitor, and a second node is set to a potential of a first predetermined level in the first period, the second node being connected to a second terminal of the first capacitor, and

wherein the second signal is supplied to a third node in the second period, the third node being connected to a first terminal of the second capacitor, and a fourth node is set to the potential of the first predetermined level in the second period, the fourth node being connected to a second terminal of the second capacitor.

7. The image sensor as claimed in claim 6 wherein the difference circuit selectively generates the third signal by setting the first node to a potential of a second predetermined level after the first period and the second period.

8. The image sensor as claimed in claim 7 wherein the difference circuit further includes:

an output unit configured to be connected to the third node, and output a potential of the third node to a shared signal line.

9. The image sensor as claimed in claim 1 wherein the first period is a period when a light emitting element does not emit light, and

wherein the second period is a period when the light emitting element emits the light.

10. The image sensor as claimed in claim 1 wherein the image sensor outputs a differential image signal that contains differential pixel signals which indicate the differences in the difference circuits.

11. An image sensor system comprising:

an image sensor; and

a light emitting element,

wherein the image sensor including:

a plurality of light receiving elements arranged in a reticular pattern; and

a plurality of difference circuits, each of the difference circuits corresponding to a respective one of the plurality of the light receiving elements, each of the difference circuits including:

a first capacitor configured to be charged with a first signal, the first signal being generated by the respective light receiving element in a first period; and

a second capacitor configured to be charged with a second signal, the second signal being generated by the respective light receiving element in a second period,

wherein the difference circuit selectively generates a third signal, after the first and second periods, the third signal being a function of a voltage on the first capacitor and a voltage on the second capacitor, the third signal indicating a difference between the first signal and the second signal,

wherein the light emitting element does not emit light in the first period, and emits the light in the second period.

12. The image sensor system as claimed in claim 11 further comprising:

an information processing unit configured to receive a differential image signal from the image sensor, and detect, from the differential image signal, an object picked up by the image sensor, and

wherein the differential image signal contains differential pixel signals which indicate the differences in the difference circuits.

13. The image sensor system as claimed in claim 12 wherein the information processing unit includes:

a video generating unit operable to generate a video signal based on a detection result of the object.

14. The image sensor system as claimed in claim 13 wherein the information processing unit further includes:

an audio generating unit operable to generate an audio signal based on the detection result of the object.

15. The image sensor system as claimed in claim 12 wherein the information processing unit includes:

an audio generating unit operable to generate an audio signal based on a detection result of the object.

16. The image sensor system as claimed in claim 12 wherein the object is a retroreflective member, the retroreflective member being worn on a part of a person, or being attached to an article, which a person moves.

17. The image sensor system as claimed in claim 11 wherein the light which the light emitting element emits is infrared light,

the image sensor system further comprising:

an infrared light filter through which only infrared light passes,

wherein the image sensor picks up an image through the infrared light filter.

18. The image sensor system as claimed in claim 11 wherein the image sensor is a CMOS image sensor.

19. The image sensor as claimed in claim 11 wherein a terminal of the first capacitor is connected to a terminal of the second capacitor.

20. The image sensor system as claimed in claim 11 wherein the first signal is supplied to a first node in the first period, the first node being connected to a first terminal of the first capacitor, and a second node is set to a potential of a first predetermined level in the first period, the second node being connected to a second terminal of the first capacitor, and

wherein the second signal is supplied to a third node in the second period, the third node being connected to a first terminal of the second capacitor, and a fourth node is set to the potential of the first predetermined level in the second period, the fourth node being connected to a second terminal of the second capacitor.

21. The image sensor system as claimed in claim 20 wherein the difference circuit selectively generates the third signal by setting the first node to a potential of a second predetermined level after the first period and the second period.

22. The image sensor system as claimed in claim 21 wherein the difference circuit further includes:

an output unit configured to be connected to the third node, and output a potential of the third node to a shared signal line.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 23, 2014
From: SSD COMPANY LIMITED
To: GENERALPLUS TECHNOLOGY INC.
Reel/Frame 033798/0929 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 5, 2009
From: KATO, SHUHEI
To: SSD COMPANY LIMITED
Reel/Frame 022912/0394 →
Priority Claims (2)
JP 2006-213984 · Aug 4, 2006 · national
JP 2006-216332 · Aug 9, 2006 · national
Continuity (1)
Related Publication 20100141769A1 · Jun 10, 2010