IP Library Granted Patent US 8,374,014
Granted Patent B2
US 8,374,014 · App. 13/284,913 · Granted Feb 12, 2013

Rejuvenation of analog memory cells

Inventors: Barak Rotbard (Tel Aviv, IL); Naftali Sommer (Rishon Lezion, IL); Shai Winter (Giva'ataim, IL); Ofir Shalvi (Ra'anana, IL); Dotan Sokolov (Ra'anana, IL); Or Ordentlich (Tel Aviv, IL); Micha Anholt (Tel Aviv, IL)
Assignee: Apple Inc.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,374,014
App. No.
13/284,913
Granted
Feb 12, 2013
Kind
B2
Abstract

A method for data storage in a memory that includes multiple analog memory cells fabricated using respective physical media, includes identifying a group of the memory cells whose physical media have deteriorated over time below a given storage quality level. A rejuvenation process, which causes the physical media of the memory cells in the group to meet the given storage quality level, is applied to the identified group. Data is stored in the rejuvenated group of the memory cells.

Claims (36)

1. A method for data storage, comprising:

programming a given group of analog memory cells;

after programming memory cells in the group, inhibiting subsequent programming of the memory cells in the group for a given time interval;

reading the memory cells in the group at a beginning of the given time interval to produce a pre-interval readout result; and

reading the memory cells in the group at an end of the given time interval to produce a post-interval readout result;

assessing a storage quality level of the physical media of the memory cells in the group by comparing a difference between the pre-interval and post-interval readout results with a defined tolerable difference; and

managing data storage in the group of the memory cells responsively to the assessed storage quality level.

2. The method according to claim 1 , wherein inhibiting the subsequent programming includes removing the group from a list of the memory cells that are available for programming, and wherein managing the data storage includes conditionally returning the group to the list based on the assessed storage quality level.

3. The method of claim 1 , wherein the managing data storage includes indicating that the memory cells in the group are faulty in response to determining that the difference between the pre-interval and post-interval reading results is greater than the defined tolerable difference.

4. The method of claim 1 , wherein the managing data storage includes initiating, in response to determining that the difference between the pre-interval and post-interval reading results is greater than the defined tolerable difference, a rejuvenation of the memory cells in the group that causes the memory cells to meet a particular storage quality level.

5. The method of claim 1 , further comprising copying data from the cells in the group to another memory location before programming the memory cells in the group.

6. The method of claim 1 , wherein the programming includes erasing the given group.

7. The method of claim 1 , wherein the programming includes programming respective predetermined storage values to the memory cells in the group.

8. The method of claim 1 , wherein the given group of the memory cells is an erasure block.

9. An apparatus, comprising:

an interface configured to communicate with a memory that includes multiple analog memory cells; and

circuitry, configured to:

program a given group of the memory cells;

read the memory cells in the group to produce a pre-interval readout result;

inhibit subsequent programming of the memory cells in the group for a given time interval after programming of the memory cells in the group;

read the memory cells in the group at an end of the given time interval to produce a post-interval readout result; and

assess a storage quality level of the physical media of the memory cells in the group by comparing a difference between the pre-interval and post-interval readout results with a defined tolerable difference.

10. The apparatus according to claim 9 , wherein the circuitry is configured to inhibit the subsequent programming by removing the group from a list of the memory cells that are available for programming, and to conditionally return the group to the list responsively to the assessed storage quality level.

11. The apparatus of claim 9 , wherein the circuitry is further configured to initiate, in response to determining that the difference between the pre-interval and post-interval reading results is greater than the defined tolerable difference, a rejuvenation of the memory cells in the group that causes the memory cells to meet a particular storage quality level.

12. The apparatus of claim 9 , wherein the circuitry is further configured to copy data from the cells in the group to another memory location before programming the memory cells in the group.

13. The apparatus of claim 9 , wherein the given group of the memory cells is an erasure block.

14. A computer-readable storage medium, having instructions stored thereon that are executable by a computer system to perform operations including:

programming a group of analog memory cells;

after programming the memory cells in the group, inhibiting subsequent programming of the memory cells in the group for a given time interval;

assessing a storage quality level of the physical media of the memory cells in the group by estimating a threshold voltage shift that develops in the memory cells in the group during the given time interval;

comparing the threshold voltage shift to a defined tolerable voltage shift; and

managing data storage in the group of the memory cells responsively to the assessed storage quality level.

15. The computer-readable storage medium of claim 14 , wherein the managing data storage includes initiating, in response to determining that the threshold voltage shift is greater than the defined tolerable voltage shift, a rejuvenation of the memory cells in the group that causes the memory cells to meet a particular storage quality level.

16. The computer-readable storage medium of claim 14 , wherein the instructions are further executable to perform copying data from the cells in the group to another memory location before programming the memory cells in the group.

17. The computer-readable storage medium of claim 14 , wherein the programming includes programming respective predetermined storage values to the memory cells in the group.

18. The computer-readable storage medium of claim 14 , wherein the given group of the memory cells is an erasure block.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 19, 2012
From: ANOBIT TECHNOLOGIES LTD.
To: APPLE INC.
Reel/Frame 028399/0733 →
CORRECTIVE ASSIGNMENT TO CORRECT THE ADDRESS OF THE ASSIGNEE PREVIOUSLY RECORDED ON REEL 027144 FRAME 0893. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT OF ASSIGNORS INTEREST. Recorded Nov 16, 2011
From: ROTBARD, BARAK; SOMMER, NAFTALI; WINTER, SHAI; SHALVI, OFIR; SOKOLOV, DOTAN; ORDENTLICH, OR; ANHOLT, MICHA
To: ANOBIT TECHNOLOGIES LTD.
Reel/Frame 027288/0627 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 30, 2011
From: ROTBARD, BARAK; SOMMER, NAFTALI; WINTER, SHAI; SHALVI, OFIR; SOKOLOV, DOTAN; ORDENTLICH, OR; ANHOLT, MICHA
To: ANOBIT TECHNOLOGIES LTD
Reel/Frame 027144/0893 →
Continuity (7)
Division 12649382 · Dec 30, 2009
Provisional Application 61141842 · Dec 31, 2008
Provisional Application 61234688 · Aug 18, 2009
Provisional Application 61243726 · Sep 18, 2009
Provisional Application 61244500 · Sep 22, 2009
Provisional Application 61251787 · Oct 15, 2009
Related Publication 20120044762A1 · Feb 23, 2012