IP Library Granted Patent US 8,415,776
Granted Patent B2
US 8,415,776 · App. 13/026,669 · Granted Apr 9, 2013

Semiconductor device

Inventor: Yasutaka Nakashiba (Kanagawa, JP)
Assignee: Renesas Electronics Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,415,776
App. No.
13/026,669
Granted
Apr 9, 2013
Kind
B2
Abstract

A semiconductor device ( 1 ) includes a wiring ( 10 ) and dummy conductor patterns ( 20 ). The wiring ( 10 ) is a wiring through which a current with a frequency of 5 GHz or higher flows. Near the wiring ( 10 ), the dummy conductor patterns ( 20 ) are formed. A planar shape of each of the dummy conductor patterns ( 20 ) is equivalent to a shape with an internal angle larger than 180°.

Claims (30)

1. A semiconductor device, comprising:

a wiring;

first dummy conductor patterns formed at a first region near the wiring; and

second dummy conductor patterns formed at a second region far from the wiring as compared with the first region,

wherein a data ratio in the first region is smaller than a data ratio in the second region, and

the wiring, the first dummy conductor patterns and the second dummy conductor patterns are formed in the same layer.

2. The semiconductor device according to claim 1 , wherein a high frequency signal flows through the wiring.

3. The semiconductor device according to claim 1 , wherein a frequency signal having a frequency of 5 GHz or higher flows through the wiring.

4. The semiconductor device according to claim 1 , wherein the wiring comprises an inductor.

5. The semiconductor device according to claim 1 , wherein the first dummy patterns are arranged in a matrix state.

6. A semiconductor device, comprising:

an interconnect conductor;

a plurality of first dummy conductor patterns arranged around the interconnect conductor; and

a plurality of second dummy conductor patterns arranged around the first dummy conductor patterns,

wherein a data ratio in a first region where the first dummy conductor patterns are located is smaller than a data ratio in a second region where the second dummy conductor patterns are located, and

the interconnect conductor, the first dummy conductor patterns and the second dummy conductor patterns are formed in the same layer.

7. The semiconductor device according to claim 6 , wherein a high frequency signal flows through the interconnect conductor.

8. The semiconductor device according to claim 6 , wherein a frequency signal having a frequency of 5 GHz or higher flows through the wiring.

9. The semiconductor device according to claim 6 , wherein the interconnect conductor comprises an inductor.

10. The semiconductor device according to claim 6 , wherein the first dummy patterns are arranged in a matrix state.

11. A semiconductor device, comprising:

an inductor;

first dummy conductor patterns formed in an inner region of the inductor; and

second dummy conductor patterns formed in an outer region of the inductor,

wherein the inductor, the first dummy conductor patterns and the second dummy conductor patterns are formed in the same layer,

a data ratio of the inner region is smaller than a data ratio in the outer region, and

the first dummy conductor patterns are encircled by the inductor.

12. The semiconductor device according to claim 11 , wherein a high frequency signal flows through the inductor.

13. The semiconductor device according to claim 11 , wherein a frequency signal having a frequency of 5 GHz or higher flows through the inductor.

14. The semiconductor device according to claim 11 , wherein the first dummy patterns are arranged in a matrix state.

Assignments (3)
CHANGE OF ADDRESS Recorded Nov 29, 2017
From: RENESAS ELECTRONICS CORPORATION
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 044928/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 31, 2011
From: NAKASHIBA, YASUTAKA
To: NEC ELECTRONICS CORPORATION
Reel/Frame 026054/0240 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 31, 2011
From: NEC ELECTRONICS CORPORATION
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 026055/0755 →
Priority Claims (1)
JP 2007-18239 · Jan 29, 2007 · national
Continuity (2)
Division 12018245 · Jan 23, 2008
Related Publication 20110133317A1 · Jun 9, 2011