IP Library › Granted Patent US 8,426,891
Granted Patent B2
US 8,426,891 · App. 12/723,917 · Granted Apr 23, 2013

Semiconductor device and method of fabricating the same

Inventor: Masakazu Goto (Ibaraki, JP)
Assignee: Kabushiki Kaisha Toshiba
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,426,891
App. No.
12/723,917
Granted
Apr 23, 2013
Kind
B2
Abstract

A semiconductor substrate according to one embodiment includes: a first transistor having a first gate insulating film formed on a semiconductor substrate, a first gate electrode formed on the first gate insulating film and a first sidewall formed on a side face of the first gate electrode, the first gate insulating film comprising a high-dielectric constant material as a base material, a part of the first sidewall contacting with the first gate insulating film and containing Si and N; and a second transistor having a second gate insulating film formed on the semiconductor substrate, a second gate electrode formed on the second gate insulating film and a second sidewall formed on a side face of the second gate electrode so as to contact with the second gate insulating film, the second gate insulating film comprising a high-dielectric constant material as a base material, a part of the second sidewall contacting with the second gate insulating film and containing Si and N, wherein at least one of an abundance ratio of Si—H bond to N—H bond per unit volume, an amount of Cl per unit volume and an amount of H per unit volume of the second sidewall is larger than that of the first sidewall; and a threshold voltage of the second transistor is higher than that of the first transistor.

Claims (14)

1. A semiconductor substrate, comprising:

a first transistor having a first gate insulating film formed on a semiconductor substrate, a first gate electrode formed on the first gate insulating film and a first sidewall formed on a side face of the first gate electrode, the first gate insulating film comprising a high-dielectric constant material as a base material, a part of the first sidewall contacting with the first gate insulating film and containing Si and N; and

a second transistor having a second gate insulating film formed on the semiconductor substrate, a second gate electrode formed on the second gate insulating film and a second sidewall formed on a side face of the second gate electrode so as to contact with the second gate insulating film, the second gate insulating film comprising a high-dielectric constant material as a base material, a part of the second sidewall contacting with the second gate insulating film and containing Si and N,

wherein at least one of an abundance ratio of Si—H bond to N—H bond per unit volume, an amount of Cl per unit volume and an amount of H per unit volume of the second sidewall is larger than that of the first sidewall; and

a threshold voltage of the second transistor is higher than that of the first transistor.

2. The semiconductor device according to claim 1 , wherein the first and second sidewalls are made of SiN.

3. The semiconductor device according to claim 1 , wherein a base material of the first gate insulating film is the same high-dielectric constant material as that of the second gate insulating film.

4. The semiconductor device according to claim 3 , wherein the first and second sidewalls are made of SiN.

5. The semiconductor device according to claim 1 , wherein the first transistor has the same conductivity type as the second transistor.

6. The semiconductor device according to claim 5 , wherein the first and second sidewalls are made of SiN.

7. The semiconductor device according to claim 5 , wherein the first transistor is an n-type transistor formed in a Logic region; and

the second transistor is an n-type transistor formed in an SRAM region.

8. The semiconductor device according to claim 5 , wherein the first transistor is a p-type transistor formed in an SRAM region; and

the second transistor is a p-type transistor formed in a Logic region.

Assignments (5)
CHANGE OF NAME AND ADDRESS Recorded Jan 22, 2021
From: K.K. PANGEA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 055669/0401 →
MERGER Recorded Jan 22, 2021
From: TOSHIBA MEMORY CORPORATION
To: K.K. PANGEA
Reel/Frame 055659/0471 →
CHANGE OF NAME AND ADDRESS Recorded Jan 22, 2021
From: TOSHIBA MEMORY CORPORATION
To: KIOXIA CORPORATION
Reel/Frame 055669/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 24, 2017
From: KABUSHIKI KAISHA TOSHIBA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 043709/0035 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 15, 2010
From: GOTO, MASAKAZU
To: KABUSHIKI KAISHA TOSHIBA
Reel/Frame 024081/0348 →
Priority Claims (1)
JP 2009-152675 · Jun 26, 2009 · national
Continuity (1)
Related Publication 20100327372A1 · Dec 30, 2010