IP Library › Granted Patent US 8,426,908
Granted Patent B2
US 8,426,908 · App. 12/875,766 · Granted Apr 23, 2013

Nonvolatile semiconductor memory device and method of manufacturing the same

Inventor: Kazuyuki Higashi (Yokohama, JP)
Assignee: Kabushiki Kaisha Toshiba
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,426,908
App. No.
12/875,766
Granted
Apr 23, 2013
Kind
B2
Abstract

A nonvolatile semiconductor memory device includes a first region having a plurality of electrically rewritable memory cells disposed therein, and a second region adjacent to the first region. The nonvolatile semiconductor memory device includes a plurality of first conductive layers, a semiconductor layer, a charge storage layer, and an insulating columnar layer. The plurality of first conductive layers are stacked in the first region and the second region, and include a stepped portion in the second region, positions of ends of the plurality of first conductive layers being different in the stepped portion. The semiconductor layer is surrounded by the first conductive layers in the first region, includes a first columnar portion extending in a stacking direction. The charge storage layer is formed between the first conductive layers and a side surface of the first columnar portion. The insulating columnar layer is surrounded by the first conductive layers in the stepped portion, and includes a second columnar portion extending in the stacking direction and comprising an insulator.

Claims (51)

1. A nonvolatile semiconductor memory device including a first region having a plurality of electrically rewritable memory cells disposed therein, and a second region adjacent to the first region, the nonvolatile semiconductor memory device comprising:

a plurality of first conductive layers stacked in the first region and the second region and functioning as control electrodes of the memory cells in the first region, the plurality of first conductive layers including a stepped portion in the second region, positions of ends of the plurality of first conductive layers being different in the stepped portion;

a semiconductor layer surrounded by the first conductive layers in the first region, including a first columnar portion extending in a stacking direction, and functioning as a body of the memory cells;

a charge storage layer formed between the first conductive layers and a side surface of the first columnar portion and configured to enable storage of a charge and thereby retain data of the memory cells; and

an insulating columnar layer surrounded by the first conductive layers in the stepped portion, and including a second columnar portion extending in the stacking direction and comprising an insulator.

2. The nonvolatile semiconductor memory device according to claim 1 ,

wherein the semiconductor layer is disposed having a first pitch in a first direction orthogonal to the stacking direction, and

wherein the insulating columnar layer is disposed having a second pitch in the first direction, the second pitch being greater than the first pitch.

3. The nonvolatile semiconductor memory device according to claim 1 , further comprising:

a plurality of second conductive layers formed in the same layer as the first conductive layers and positioned on an upper portion of each of steps of the stepped portion; and

a contact layer extending in the stacking direction from the first conductive layers,

wherein the plurality of second conductive layers are formed in a periphery of the insulating columnar layer and are formed such that at least one of the plurality of second conductive layers is in contact with at least one of the first conductive layers, and

wherein the contact layer is provided separated from the at least one of the plurality of second conductive layers in contact with the at least one of the first conductive layers.

4. The nonvolatile semiconductor memory device according to claim 3 , further comprising:

a wall insulating layer formed surrounding a periphery of the first conductive layers; and

a plurality of third conductive layers formed surrounding the wall insulating layer and formed such that at least one of the plurality of third conductive layers is in contact with at least one of the first conductive layers,

wherein the contact layer is provided separated from the third conductive layers.

5. The nonvolatile semiconductor memory device according to claim 1 ,

wherein the insulating columnar layer is formed in a tapered shape such that a diameter of the insulating columnar layer becomes gradually smaller from an upper side to a lower side of the insulating columnar layer.

6. The nonvolatile semiconductor memory device according to claim 1 ,

wherein the insulating columnar layer is disposed in a matrix in the first direction and a second direction orthogonal to the first direction.

7. The nonvolatile semiconductor memory device according to claim 1 , further comprising a wall insulating layer formed surrounding a periphery of the first conductive layers,

wherein the second columnar portion is higher in the stacking direction than the wall insulating layer in the second region.

8. The nonvolatile semiconductor memory device according to claim 1 ,

wherein the plurality of first conductive layers are divided in a comb shape in the first region.

9. The nonvolatile semiconductor memory device according to claim 1 ,

wherein the first columnar portion is higher in the stacking direction than the second columnar portion.

10. The nonvolatile semiconductor memory device according to claim 1 ,

wherein, the semiconductor layer is disposed having a third pitch in a second direction orthogonal to the stacking direction an the first direction, and

the insulating columnar layer is disposed having the third pitch in the second direction.

11. A nonvolatile semiconductor memory device including a first region having a plurality of electrically rewritable memory cells disposed therein, and a second region adjacent to the first region, the nonvolatile semiconductor memory device comprising:

a plurality of first conductive layers stacked in the first region and the second region and including a stepped portion in the second region, positions of ends of the plurality of first conductive layers being different in the stepped portion;

an insulating columnar layer surrounded by the first conductive layers in the stepped portion, and including a second columnar portion extending in the stacking direction and comprising an insulator;

a plurality of second conductive layers formed in the same layer as the first conductive layers and positioned on an upper portion of each of steps of the stepped portion; and

a contact layer extending in the stacking direction from the first conductive layers,

the plurality of second conductive layers being formed in a periphery of the insulating columnar layer and being formed such that at least one of the plurality of second conductive layers is in contact with at least one of the first conductive layers, and

the contact layer being provided separated from the at least one of the plurality of second conductive layers in contact with the at least one of the first conductive layers.

12. The nonvolatile semiconductor memory device according to claim 11 , further comprising:

a wall insulating layer formed surrounding a periphery of the first conductive layers; and

a plurality of third conductive layers formed surrounding the wall insulating layer and formed such that at least one of the plurality of third conductive layers is in contact with at least one of the first conductive layers,

wherein the contact layer is provided separated from the third conductive layers.

13. The nonvolatile semiconductor memory device according to claim 11 ,

wherein the insulating columnar layer is formed in a tapered shape such that a diameter of the insulating columnar layer becomes gradually smaller from an upper side to a lower side of the insulating columnar layer.

14. The nonvolatile semiconductor memory device according to claim 11 ,

wherein the insulating columnar layer is disposed in a matrix in the first direction and a second direction orthogonal to the first direction.

15. The nonvolatile semiconductor memory device according to claim 11 , further comprising a wall insulating layer formed surrounding a periphery of the first conductive layers,

wherein the second columnar portion is higher in the stacking direction than the wall insulating layer in the second region.

16. The nonvolatile semiconductor memory device according to claim 11 ,

wherein the plurality of first conductive layers are divided in a comb shape in the first region.

17. The nonvolatile semiconductor memory device according to claim 11 ,

wherein the first columnar portion is higher in the stacking direction than the second columnar portion.

Assignments (5)
CHANGE OF NAME AND ADDRESS Recorded Jan 22, 2021
From: K.K. PANGEA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 055669/0401 →
MERGER Recorded Jan 22, 2021
From: TOSHIBA MEMORY CORPORATION
To: K.K. PANGEA
Reel/Frame 055659/0471 →
CHANGE OF NAME AND ADDRESS Recorded Jan 22, 2021
From: TOSHIBA MEMORY CORPORATION
To: KIOXIA CORPORATION
Reel/Frame 055669/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 24, 2017
From: KABUSHIKI KAISHA TOSHIBA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 043709/0035 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 3, 2010
From: HIGASHI, KAZUYUKI
To: KABUSHIKI KAISHA TOSHIBA
Reel/Frame 024940/0100 →
Priority Claims (1)
JP 2009-206007 · Sep 7, 2009 · national
Continuity (1)
Related Publication 20110057251A1 · Mar 10, 2011