IP Library › Granted Patent US 8,426,938
Granted Patent B2
US 8,426,938 · App. 12/705,678 · Granted Apr 23, 2013

Image sensor and method of fabricating the same

Inventors: Byung Jun Park (Yongin-si, KR); Yong Woo Lee (Anyang-si, KR); Chang Rok Moon (Seoul, KR)
Assignee: Samsung Electronics Co., Ltd.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,426,938
App. No.
12/705,678
Granted
Apr 23, 2013
Kind
B2
Abstract

The image sensor includes a substrate, an insulating structure formed on a first surface of the substrate and including a first metal wiring layer exposed by a contact hole penetrating the substrate, a conductive spacer formed on sidewalls of the contact hole and electrically connected to the first metal wiring layer, and a pad formed on a second surface of the substrate and electrically connected to the first metal wiring layer.

Claims (21)

1. An image sensor comprising:

a substrate;

an insulating structure formed on a first surface of the substrate and including a first metal wiring layer exposed by a contact hole penetrating the substrate;

a conductive spacer formed on sidewalls of the contact hole and electrically connected to the first metal wiring layer;

an insulating spacer formed between the sidewalls of the contact hole and the conductive spacer, the insulating spacer directly contacting the first metal wiring layer; and

a conductive pattern formed on a second surface of the substrate and electrically connected to the first metal wiring layer, the conductive pattern including a pad and a contact, the contact directly contacting the first metal wiring layer on a bottom surface of the contact hole.

2. The image sensor of claim 1 , wherein the conductive spacer is a chemical vapor deposition (CVD) film containing tungsten, and the pad contains aluminum.

3. An image sensor comprising:

a semiconductor substrate including a pad region, an optical black (OB) region, and a sensing region;

an insulating structure formed on a first surface of the substrate and including a first metal wiring layer exposed by a contact hole penetrating the semiconductor substrate;

a conductive pattern formed on a second surface of the semiconductor substrate in the pad region and electrically connected to the first metal wiring layer, the conductive pattern including a pad and a contact integrally formed on the second surface of the substrate, the contact directly contacting the first metal wiring layer on a bottom surface of the contact hole;

a blocking film formed on the insulating structure in the OB region and at the same height as the pad to cover the OB region; and

a first passivation film formed between the second surface of the semiconductor substrate and the conductive pattern.

4. The image sensor of claim 3 , further comprising:

a buffer oxide film formed between the second surface of the semiconductor substrate and the first passivation film to cover the semiconductor substrate, wherein the first passivation film is formed on the buffer oxide film to have a same pattern as the conductive pattern.

5. The image sensor of claim 3 , further comprising:

a second passivation film formed on the conductive pattern.

6. The image sensor of claim 5 , wherein the second passivation film includes a contact hole which exposes at least a portion of the pad.

7. The image sensor of claim 5 , further comprising:

a buffer oxide film formed between the second surface of the semiconductor substrate and the first passivation film to cover the semiconductor substrate, and the first and second passivation films are patterned to expose the buffer oxide film in the sensing region.

8. The image sensor of claim 3 , wherein a logic region is further defined in the semiconductor substrate, and the blocking film is further formed on the insulating structure in the logic region to block light from entering the logic region.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 15, 2010
From: PARK, BYUNG JUN; LEE, YONG WOO; MOON, CHANG ROK
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 023945/0831 →
Priority Claims (2)
KR 10-2009-0012516 · Feb 16, 2009 · national
KR 10-2009-0016948 · Feb 27, 2009 · national
Continuity (1)
Related Publication 20100207226A1 · Aug 19, 2010