IP Library › Granted Patent US 8,462,052
Granted Patent B2
US 8,462,052 · App. 13/206,901 · Granted Jun 11, 2013

RFID tag and manufacturing method thereof

Inventors: Takashi Yamagajo (Kawasaki, JP); Toru Maniwa (Kawasaki, JP); Manabu Kai (Kawasaki, JP); Yasuyuki Oishi (Kawasaki, JP); Yoshiyasu Sugimura (Inagi, JP); Shunji Baba (Kawasaki, JP)
Assignee: Fujitsu Limited
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,462,052
App. No.
13/206,901
Granted
Jun 11, 2013
Kind
B2
Abstract

An RFID tag having a tag antenna and an LSI chip, comprising: a power-supply pattern on which the LSI chip is mounted; a patch antenna that functions as the tag antenna; and a high-frequency connection section that makes a high-frequency connection between the power-supply pattern and the patch antenna. The high-frequency connection section is formed, for example, by forming a slot in the patch antenna, layering one end of a small dipole antenna that functions as the power-supply pattern over the slot so that it crosses over the slot, and supplying power from the small dipole antenna to the patch antenna.

Claims (6)

1. A tag having a tag antenna and an LSI chip, comprising:

a power-supply pattern ( 63 ) on which the LSI chip ( 64 ) is mounted;

a patch antenna ( 62 ) that functions as the tag antenna and does not have a DC connection to the power-supply pattern; and

a high-frequency connection section ( 62 a ) that makes the patch antenna couple to the power-supply pattern electromagnetically, wherein

the power-supply pattern, the patch antenna and the high-frequency connection section are formed on a surface of a double-sided print board ( 61 ), and

the power-supply pattern comprises a loop pattern and high-frequency connection section ( 62 a ) is formed by forming a shallow cutout section at a side end section of the patch antenna, and wherein only a part of the loop pattern is located in the cutout section.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 10, 2011
From: YAMAGAJO, TAKASHI; MANIWA, TORU; KAI, MANABU; OISHI, YASUYUKI; SUGIMURA, YOSHIYASU; BABA, SHUNJI
To: FUJITSU LIMITED; FUJITSU FRONTECH LIMITED
Reel/Frame 026729/0060 →
Priority Claims (2)
JP 2006-216727 · Aug 9, 2006 · national
JP 2007-001989 · Jan 10, 2007 · national
Continuity (2)
Division 11882232 · Jul 31, 2007
Related Publication 20110284643A1 · Nov 24, 2011