IP Library Granted Patent US 8,470,689
Granted Patent B2
US 8,470,689 · App. 13/293,652 · Granted Jun 25, 2013

Method for forming a multilayer structure

Inventors: Sébastien Desplobain (Le Versoud, FR); Frederic-Xavier Gaillard (Volron, FR); Yves Morand (Grenoble, FR); Fabrice Nemouchi (Molrans, FR)
Assignees: Commissariat a l'Energie Atomique et aux Energies Alternatives; STMicroelectronics (Crolles 2) SAS
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,470,689
App. No.
13/293,652
Granted
Jun 25, 2013
Kind
B2
Abstract

The method for forming a multilayer structure on a substrate comprises providing a stack successively comprising an electron hole blocking layer, a first layer made from N-doped semiconductor material having a dopant concentration greater than or equal to 10 18 atoms/cm 3 or P-doped semiconductor material, and a second layer made from semiconductor material of different nature. A lateral electric contact pad is made between the first layer and the substrate, and the material of the first layer is subjected to anodic treatment in an electrolyte.

Claims (16)

1. A method for forming a multilayer structure on a substrate, comprising the following steps:

providing a stack successively comprising a hole blocking layer, reactive to anodic treatment made from N-doped semiconductor material having a dopant concentration greater than or equal to 10 18 atoms/cm 3 or P-doped semiconductor material, and a second layer made from semiconductor resistant to anodic treatment,

making a lateral electric contact pad between the first layer and the substrate, and

stack to said anodic treatment in an electrolyte.

2. The method according to claim 1 , wherein the anodic treatment is made under conditions such that the material of the first layer is transformed into porous material.

3. The method according to claim 1 , wherein the anodic treatment is made under conditions such that the material of the first layer is completely etched.

4. The method according to claim 1 , wherein the hole blocking layer and the second layer are formed from materials of the same nature.

5. The method according to claim 4 , wherein the hole blocking layer and the second layer are formed from N-doped semiconductor material having a dopant concentration less than 10 18 atoms/cm 3 .

6. The method according to claim 1 , comprising forming a first protective layer made from a material resistant to the electrolyte on the second layer of semiconductor material.

7. The method according to claim 6 , comprising forming a second protective layer made from an electrically insulating material resistant to the electrolyte on the lateral electric contact pad.

8. The method according to claim 1 , wherein the lateral electric contact pad is formed by ion implantation of N-type with a dopant concentration greater than or equal to 10 18 atoms/cm 3 or of P-type through a mask.

9. The method according to claim 1 , wherein the stack is laterally delineated by etching of the hole blocking layer and of the first and second layers through a mask.

10. The method according to claim 9 , wherein the lateral electric contact pad is formed by epitaxy of an N-doped semiconductor material with a dopant concentration greater than or equal to 10 18 atoms/cm 3 or P-type semiconductor material.

11. The method according to claim 9 , wherein the lateral electric contact pad is made by deposition of a metal layer.

12. The method according to claim 1 , wherein the lateral electric contact pad is arranged on both sides of the stack and is made from an N-doped semiconductor material with a dopant concentration greater than or equal to 10 18 atoms/cm 3 or P-type semiconductor material.

13. The method according to claim 1 , wherein the stack comprises more than one repetition of first and second layers made from semiconductor materials.

Assignments (2)
CHANGE OF NAME Recorded Jan 10, 2024
From: STMICROELECTRONICS SA
To: STMICROELECTRONICS FRANCE
Reel/Frame 066254/0138 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 5, 2011
From: DESPLOBAIN, SEBASTIEN; GAILLARD, FREDERIC-XAVIER; MORAND, YVES; NEMOUCHI, FABRICE
To: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVES; STMICROELECTRONICS (CROLLES 2) SAS
Reel/Frame 027339/0569 →
Priority Claims (1)
FR 10 04405 · Nov 10, 2010 · national
Continuity (1)
Related Publication 20120115311A1 · May 10, 2012