IP Library Granted Patent US 8,497,582
Granted Patent B2
US 8,497,582 · App. 13/427,061 · Granted Jul 30, 2013

Nonvolatile semiconductor memory having a word line bent towards a select gate line side

Inventors: Takeshi Kamigaichi (Yokohama, JP); Takeshi Murata (Yokohama, JP); Itaru Kawabata (Yokohama, JP)
Assignee: Kabushiki Kaisha Toshiba
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,497,582
App. No.
13/427,061
Granted
Jul 30, 2013
Kind
B2
Abstract

A nonvolatile semiconductor memory includes a cell unit having a select gate transistor and a memory cell connected in series, a select gate line connected to the select gate transistor, and a word line connected to the memory cell. One end of the word line is bent to the select gate line side, and a fringe is connected between a bent point and a distal end of the word line.

Claims (40)

1. A nonvolatile semiconductor memory comprising:

cell units each having a first select gate transistor, a second select gate transistor, memory cells connected in series in a first direction and provided between the first and second select gate transistors;

blocks, each comprising the cell units arranged in a second direction which crosses the first direction and having a first select gate line extending in the second direction and connected to the first select gate transistors, a second select gate line extending in the second direction and connected to the second select gate transistors, and word lines extending in the second direction, respectively connected to the memory cells;

a first hookup area provided at a first side of the blocks, all word lines in a first block among the blocks extending to the first hook up area, respectively, having distal ends, and respectively connected to contact plugs in the first hook up area;

a second hookup area provided at a second side of the blocks, all word lines in a second block among the blocks extending to the second hook up area, respectively having distal ends, and respectively connected to contact plugs in the second hook up area, the first side and the second side being opposed in the second direction,

wherein, the first block is a j-th (j is an odd number) block, and the second block is a (j+1)-th block,

all of the word lines in the second block are not connected to a contact plug at the first side of the blocks, and

all of the word lines in the first block are not connected to a contact plug at the second side of the blocks.

2. The memory of claim 1 , wherein the word lines in the first block comprise first and second groups, the word lines in the second block comprise third and fourth groups, the word lines in the first group are bent to the first select gate line side in the first block, the word lines in the third group are bent to the first select gate line side in the second block, the word lines in the second group are bent to the second select gate line side in the first block, the word lines in the fourth group are bent to the second select gate line side in the second block, and the first and second select gate line sides are opposed to each other.

3. The memory of claim 1 , wherein the word lines extending from the first block have fringes in the first hook up area, and the word lines extending from the second block have fringes in the second hook up area.

4. The memory of claim 3 , wherein the fringes include a first fringe which is connected to an i-th (i is an odd number) word line from the first select gate line or the second select gate line, and a second fringe which is connected to an (i+1)-th word line from the first select gate line or the second select gate line, and the first and second fringes extend in opposite directions between bent points and distal ends of the word lines.

5. The memory of claim 3 , wherein the contact plugs are in contact with the fringes, respectively.

6. The memory of claim 1 , further comprising:

a first driver provided at the first side of the blocks, the first hookup area arranged between the blocks and the first driver; and

a second driver provided at the second side of the blocks, the second hookup area arranged between the blocks and the second driver.

7. The memory of claim 1 , wherein the cell units are NAND cell units.

8. The memory of claim 1 , wherein all word lines extending from the first block have bent points in the first hook up area, and all word lines extending from the second block have bent points in the second hook up area.

9. The memory of claim 1 , wherein all word lines extending from the first block have bent points in the first hook up area, all word lines extending from the second block have bent points in the second hook up area, and first and second select gate lines in the first and second blocks do not have bent points.

10. The memory of claim 1 , wherein at least one of the word lines extending from the first block is bent to one side in the first direction, at least one of the word lines extending from the second block is bent to the other side in the first direction.

11. The memory of claim 1 , wherein all word lines extending from the first block have fringes in the first hook up area, all word lines extending from the second block have fringes in the second hook up area, and first and second select gate lines in the first and second blocks do not have fringes.

12. A nonvolatile semiconductor memory comprising:

cell units each having a first select gate transistor, a second select gate transistor, memory cells connected in series in a first direction and provided between the first and second select gate transistors;

blocks, each comprising the cell units arranged in a second direction which crosses the first direction and having a first select gate line extending in the second direction and connected to the first select gate transistors, a second select gate line extending in the second direction and connected to the second select gate transistors, and word lines extending in the second direction, respectively connected to the memory cells;

a first hookup area provided at a first side of the blocks, all word lines in first and second blocks among the blocks extending to the first hook up area, respectively having distal ends, and respectively connected to contact plugs in the first hook up area; and

a second hookup area provided at a second side of the blocks, all word lines in third and fourth blocks among the blocks extending to the second hook up area, respectively having distal ends, and respectively connected to contact plugs in the second hook up area, the first side and the second side being opposite to each other in the second direction,

wherein the first and second blocks are adjacent to each other, the first and third blocks are adjacent to each other, and the second and fourth blocks are adjacent to each other,

all of the word lines in the third and fourth blocks are not connected to a contact plug at the first side of the blocks, and

all of the word lines in the first and second blocks are not connected a contact plug at the second side of the blocks.

13. The memory of claim 12 , wherein the word lines extending from the first and second blocks have fringes in the first hook up area, and the word lines extending from the third and the fourth blocks have fringes in the second hook up area.

14. The memory of claim 13 , wherein the fringes include a first fringe which is connected to an i-th (i is an odd number) word line from the first select gate line or the second select gate line, a second fringe which is connected to an (i+1)-th word line from the first select gate line or the second select gate line, and the first and second fringes extend in opposite directions between bent points and distal ends of the word lines.

15. The memory of claim 13 , wherein the contact plugs are in contact with the fringes, respectively.

16. The memory of claim 12 , further comprising:

a first driver provided at the first side of the blocks, the first hookup area arranged between the blocks and the first driver; and

a second driver provided at the second side of the blocks, the second hookup area arranged between the blocks and the second driver.

17. The memory of claim 12 , wherein the cell units are NAND cell units.

18. The memory of claim 12 , wherein all word lines extending from the first and the second blocks have bent points in the first hook up area, and all word lines extending from the third and the fourth blocks have bent points in the second hook up area.

19. The memory of claim 12 , wherein all word lines extending from the first and the second blocks have bent points in the first hook up area, all word lines extending from the third and the fourth blocks have bent points in the second hook up area, and first and second select gate lines in the first, second, third, and fourth blocks do not have bent points.

20. The memory of claim 12 , wherein at least one of the word lines extending from the first block is bent to one side in the first direction, at least one of the word lines extending from the second block is bent to the other side in the first direction.

21. The memory of claim 12 , wherein at least one of the word lines extending from the third block is bent to one side in the first direction, at least one of the word lines extending from the fourth block is bent to the other side in the first direction, the distal ends of the at least one of the word lines extending from the third and fourth blocks facing each other.

22. The memory of claim 12 , wherein all word lines extending from the first and the second blocks have fringes in the first hook up area, all word lines extending from the third and the fourth blocks have fringes in the second hook up area, and first and second select gate lines in the first, second, third, and fourth blocks do not have fringes.

Assignments (4)
CHANGE OF NAME AND ADDRESS Recorded Jul 29, 2021
From: K.K PANGEA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 057016/0551 →
MERGER Recorded Jul 29, 2021
From: TOSHIBA MEMORY CORPORATION
To: K.K PANGEA
Reel/Frame 057016/0586 →
CHANGE OF NAME AND ADDRESS Recorded Jul 29, 2021
From: TOSHIBA MEMORY CORPORATION
To: KIOXIA CORPORATION
Reel/Frame 057016/0611 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 24, 2017
From: KABUSHIKI KAISHA TOSHIBA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 043709/0035 →
Priority Claims (2)
JP 2006-176799 · Jun 27, 2006 · national
JP 2006-354851 · Dec 28, 2006 · national
Continuity (3)
Continuation 12683499 · Jan 7, 2010
Division 11764416 · Jun 18, 2007
Related Publication 20120176839A1 · Jul 12, 2012