IP Library › Granted Patent US 8,519,792
Granted Patent B2
US 8,519,792 · App. 12/784,646 · Granted Aug 27, 2013

Differential voltage sensing system and method for using the same

Inventors: Wen Ying Chang (Dayuan Township, Taoyuan County, TW); Cheng Hung Chang (Taichung, TW); Ying Ju Chen (Xigang Township, Tainan County, TW)
Assignee: Industrial Technology Research Institute
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,519,792
App. No.
12/784,646
Granted
Aug 27, 2013
Kind
B2
Abstract

A differential voltage sensing method for achieving input impedance matching comprises the steps of: providing a first bio-potential signal to a first variable resistor for generating a first signal; providing a second bio-potential signal to a second variable resistor for generating a second signal; differentially amplifying first and second signals for generating a third signal; selecting an operation band of the third signal for generating first and second logic signals; and dynamically adjusting one of the impedances of the first and second variable resistors according to the first and second logic signals, wherein each of the first and second bio-potential signals has a common signal voltage level and a differential signal voltage level.

Claims (14)

1. A differential voltage sensing system comprising:

a first amplifying circuit;

a first variable resistor having an input terminal connected to a first node, an output terminal connected to a first input terminal of the first amplifying circuit, and a control terminal;

a second variable resistor having an input terminal connected to a second node, an output terminal connected to a second input terminal of the first amplifying circuit, and a control terminal;

a signal capture unit connected to an output terminal of the first amplifying circuit; and

a logic control unit connected to the signal capture unit and to the control terminal of the first variable resistor and to the control terminal of the second variable resistor;

wherein impedances of the first and second variable resistors are adjusted dynamically according to output signals of the logic control unit so as to achieve input impedance matching, and wherein total impedances in a serial path between the first input terminal of the first amplifying circuit and a first corresponding electrode and between the second input terminal of the first amplifying circuit and a second corresponding electrode are equalized.

2. The differential voltage sensing system of claim 1 , wherein the signal capture unit is a bandpass filter.

3. The differential voltage sensing system of claim 1 , wherein the logic control unit is a microprocessor, and the output signals are voltage level signals.

4. The differential voltage sensing system of claim 1 , wherein the first corresponding electrode is connected to the first node and the second corresponding electrode is connected to the second node, wherein the first and second corresponding electrodes are configured to receive first and second bio-potential signals, respectively.

5. The differential voltage sensing system of claim 4 , wherein the first and second bio-potential signals are electrocardiogram signals, electroencephalogram signals, electromyogram signals, or electrooculogram signals, and the signals have a common mode and a differential mode voltage level.

6. The differential voltage sensing system of claim 1 , further comprising a second amplifying circuit connected to the first amplifying circuit.

7. The differential voltage sensing system of claim 1 , further comprising a common mode voltage level output unit connected to the first amplifying circuit and a driven electrode connected to the common mode voltage level output unit.

8. The differential voltage sensing system of claim 1 , further comprising first and second multiplexers connected to multi-electrodes or an electrode array, wherein the first and second multiplexers are connected to the first and second variable resistors, respectively.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 21, 2010
From: CHANG, WEN YING; CHANG, CHENG HUNG; CHEN, YING JU
To: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE
Reel/Frame 024422/0428 →
Priority Claims (1)
TW 99105410 A · Feb 25, 2010 · national
Continuity (1)
Related Publication 20110204971A1 · Aug 25, 2011