IP Library Granted Patent US 8,536,674
Granted Patent B2
US 8,536,674 · App. 12/973,097 · Granted Sep 17, 2013

Integrated circuit and method of fabricating same

Inventors: Cheng-Po Chen (Niskayuna, NY); Emad Andarawis Andarawis (Ballston Lake, NY); Vinayak Tilak (Niskayuna, NY); Zachary Stum (Niskayuna, NY)
Assignee: General Electric Company
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,536,674
App. No.
12/973,097
Granted
Sep 17, 2013
Kind
B2
Abstract

A method includes providing a substrate with at least one semiconducting layer. The method also includes forming a plurality of isolation barriers within the at least one semiconducting layer, thereby forming a plurality of device islands. The method further includes inserting a plurality of electronic devices into a portion of the at least one semiconducting layer such that each electronic device is substantially isolated from each other electronic device by the device islands.

Claims (7)

1. An apparatus comprising:

a base comprising a first semiconducting layer and a second semiconducting layer extending over a portion of said first semiconducting layer, wherein at least one of the first and second semiconducting layers is formed from at least one of silicon carbide, gallium nitride, indium nitride, and aluminum nitride;

a plurality of isolation barriers extending through at least a portion of said base, wherein at least a portion of said plurality of isolation barriers defines a plurality of base islands, wherein the isolation barriers comprise at least one of: (i) a plurality of trenches substantially defined within the second semiconducting layer, each of the trenches extending to the first semiconducting layer; and (ii) a plurality of body wells substantially defined within the base;

a first transistor positioned on a first base island, wherein said first transistor comprises a first body terminal at a first voltage; and

a second transistor positioned on a second base island, wherein said second transistor comprises a second body terminal at a second voltage, said first transistor and said second transistor being substantially electrically isolated from each other.

2. An apparatus in accordance with claim 1 , wherein said plurality of trenches are at least partially filled with a non-conductive material therein.

3. An apparatus in accordance with claim 1 , wherein said plurality of body wells are at least partially filled with a doped material therein.

Assignments (2)
CONFIRMATORY LICENSE Recorded May 6, 2014
From: GENERAL ELECTRIC GLOBAL RESEARCH
To: ENERGY, UNITED STATES DEPARTMENT OF
Reel/Frame 032836/0710 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 20, 2010
From: CHEN, CHENG-PO; ANDARAWIS, EMAD ANDARAWIS; TILAK, VINAYAK
To: GENERAL ELECTRIC COMPANY
Reel/Frame 025529/0174 →
Continuity (1)
Related Publication 20120153427A1 · Jun 21, 2012