IP Library Granted Patent US 8,546,811
Granted Patent B2
US 8,546,811 · App. 13/018,879 · Granted Oct 1, 2013

Semiconductor device

Inventors: Hiromichi Godo (Isehara, JP); Yasuyuki Arai (Atsugi, JP); Satohiro Okamoto (Fukuroi, JP); Mari Terashima (Ayase, JP); Eriko Nishida (Atsugi, JP); Junpei Sugao (Atsugi, JP)
Assignee: Semiconductor Energy Laboratory Co., Ltd.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,546,811
App. No.
13/018,879
Granted
Oct 1, 2013
Kind
B2
Abstract

An object is to provide a semiconductor device including an oxide semiconductor in which miniaturization is achieved while favorable characteristics are maintained. The semiconductor includes an oxide semiconductor layer, a source electrode and a drain electrode in contact with the oxide semiconductor layer, a gate electrode overlapping with the oxide semiconductor layer, a gate insulating layer provided between the oxide semiconductor layer and the gate electrode, and an insulating layer provided in contact with the oxide semiconductor layer. A side surface of the oxide semiconductor layer is in contact with the source electrode or the drain electrode. An upper surface of the oxide semiconductor layer overlaps with the source electrode or the drain electrode with the insulating layer interposed between the oxide semiconductor layer and the source electrode or the drain electrode.

Claims (53)

1. A semiconductor device comprising:

an oxide semiconductor layer;

an insulating layer in contact with the oxide semiconductor layer;

an electrode in contact with the oxide semiconductor layer and the insulating layer;

a gate electrode overlapping with the oxide semiconductor layer; and

a gate insulating layer between the oxide semiconductor layer and the gate electrode,

wherein the oxide semiconductor layer is in direct contact with the electrode only at a side surface of the oxide semiconductor layer, and

wherein the insulating layer is provided between the oxide semiconductor layer and the electrode.

2. The semiconductor device according to claim 1 , wherein the gate electrode is provided over the oxide semiconductor layer.

3. The semiconductor device according to claim 1 , wherein the oxide semiconductor layer is provided over the gate electrode.

4. The semiconductor device according to claim 1 , wherein an upper end of the side surface of the oxide semiconductor layer aligns with a lower end of a side surface of the insulating layer.

5. The semiconductor device according to claim 1 ,

wherein the electrode comprises a first conductive layer and a second conductive layer having higher resistance than the first conductive layer, and

wherein the second conductive layer is in contact with the oxide semiconductor layer.

6. The semiconductor device according to claim 5 , wherein a thickness of the second conductive layer is greater than or equal to 5 nm and less than or equal to 15 nm.

7. The semiconductor device according to claim 5 , wherein the second conductive layer comprises a nitride of a metal.

8. A semiconductor device comprising:

a gate electrode over a substrate;

a gate insulating layer over the gate electrode;

an oxide semiconductor layer over the gate insulating layer;

an insulating layer in contact with the oxide semiconductor layer; and

an over the insulating layer and the gate insulating layer,

wherein the oxide semiconductor layer is in direct contact with the electrode only at a side surface of the oxide semiconductor layer.

9. The semiconductor device according to claim 8 , wherein an upper end of the side surface of the oxide semiconductor layer aligns with a lower end of a side surface of the insulating layer.

10. The semiconductor device according to claim 8 ,

wherein the electrode comprises a first conductive layer and a second conductive layer having higher resistance than the first conductive layer, and

wherein the second conductive layer is in contact with the oxide semiconductor layer.

11. The semiconductor device according to claim 10 , wherein a thickness of the second conductive layer is greater than or equal to 5 nm and less than or equal to 15 nm.

12. The semiconductor device according to claim 10 , wherein the second conductive layer comprises a nitride of a metal.

13. A semiconductor device comprising:

an oxide semiconductor layer over a substrate;

an insulating layer in contact with the oxide semiconductor layer;

an electrode over the substrate and the insulating layer;

a gate insulating layer over the insulating layer and the electrode; and

a gate electrode over the gate insulating layer,

wherein the oxide semiconductor layer is in direct contact with the electrode only at a side surface of the oxide semiconductor layer.

14. The semiconductor device according to claim 13 , wherein an upper end of the side surface of the oxide semiconductor layer aligns with a lower end of a side surface of the insulating layer.

15. The semiconductor device according to claim 13 ,

wherein the source electrode comprises a first conductive layer and a second conductive layer having higher resistance than the first conductive layer, and

wherein the second conductive layer is in contact with the oxide semiconductor layer.

16. The semiconductor device according to claim 15 , wherein a thickness of the second conductive layer is greater than or equal to 5 nm and less than or equal to 15 nm.

17. The semiconductor device according to claim 15 , wherein the second conductive layer comprises a nitride of a metal.

18. A semiconductor device comprising:

a gate electrode over a substrate;

a gate insulating layer over the gate electrode;

an electrode over the gate insulating layer, the electrode comprising a first conductive layer and a second conductive layer having higher resistance than the first conductive layer;

an oxide semiconductor layer which overlaps with the gate electrode; and

an insulating layer between the first conductive layer and the oxide semiconductor layer, and

wherein the oxide semiconductor layer is in direct contact with the second conductive layer only at a side surface of the oxide semiconductor layer.

19. The semiconductor device according to claim 18 , wherein the second conductive layer comprises a region extending beyond a side surface of the first conductive layer in a channel length direction.

20. The semiconductor device according to claim 18 , wherein the second conductive layer comprises a region extending outside an edge surface of the first conductive layer in a channel length direction.

21. The semiconductor device according to claim 18 , wherein a thickness of the second conductive layer is greater than or equal to 5 nm and less than or equal to 15 nm.

22. The semiconductor device according to claim 18 , wherein the second conductive layer comprises a nitride of a metal.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 1, 2011
From: GODO, HIROMICHI; ARAI, YASUYUKI; OKAMOTO, SATOHIRO; TERASHIMA, MARI; NISHIDA, ERIKO; SUGAO, JUNPEI
To: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.
Reel/Frame 025727/0987 →
Priority Claims (1)
JP 2010-024636 · Feb 5, 2010 · national
Continuity (1)
Related Publication 20110193081A1 · Aug 11, 2011