IP Library Granted Patent US 8,553,122
Granted Patent B2
US 8,553,122 · App. 13/094,420 · Granted Oct 8, 2013

Solid-state image pickup device

Inventors: Yoshikazu Nitta (Tokyo, JP); Noriyuki Fukushima (Kanagawa, JP); Yoshinori Muramatsu (Tokyo, JP); Yukihiko Yasui (Kanagawa, JP)
Assignee: Sony Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,553,122
App. No.
13/094,420
Granted
Oct 8, 2013
Kind
B2
Abstract

A system and method for driving a solid-state image pickup device including a pixel array unit including unit pixels. Each unit pixel includes a photoelectric converter, column signal lines and a number of analog-digital converting units. The unit pixels are selectively controlled in units of rows. Analog signals output from the unit pixels in a row selected by the selective control though the column signal lines are converted to digital signals via the analog-digital converting units. The digital signals are added among a number of unit pixels via the analog-digital converting units. The added digital signals from the analog-digital converting units are read. Each unit pixel in the pixel array unit is selectively controlled in units of arbitrary rows, the analog-distal converting units being operable to performing the converting in a (a) normal-frame-rate mode and a (b) high-frame-rate mode in response to control signals.

Claims (24)

1. A solid-state image pickup device comprising:

a pixel array unit including unit pixels which are two-dimensionally arranged in a matrix pattern, each unit pixel including a photoelectric converter, and column signal lines corresponding to respective columns of the matrix pattern;

a row scanning unit selectively controlling each unit pixel of the pixel array unit in units of rows;

a pair of column processing units, each including a plurality of analog-digital converting units, each analog-digital converting unit converting an analog signal output from a respective one of the unit pixels in each row selectively-controlled by the row scanning unit through the column signal lines to a respective digital signal, each analog-digital converting unit effectively adding together digital signals of plural pixels in a column within a horizontal scan period for one row;

a pair of column scanning units controlling output of the digital signals added in the analog-digital converting unit, a first portion of the unit pixels and their analog-digital converting units associated with one of the column scanning units, a second portion of the unit pixels and their analog-digital converting units associated with the other of the column scanning units;

respective selecting switches between the pixel array unit and the column scanning units;

a respective pair of output lines for transmitting the digital signals output from the analog-digital converting units under control by the column scanning units; and

a digital adder unit to which the output lines are connected and which adds together digital signals output from the column processing units.

2. A solid-state image pickup device according to claim 1 , comprising a pair of reference voltage sources which provide respective reference voltages to the analog-digital converting unit, and wherein each analog-digital converting unit comprises a comparator for comparing the analog signal output from a unit pixel with a respective reference voltage.

3. A solid-state image pickup device according to claim 2 , wherein each analog-digital converting unit comprises a measuring unit for measuring comparison time in the comparator from the start to the end of a comparing operation, the measuring unit performing the effective addition of the digital signals.

4. A solid-state image pickup device according to claim 3 , wherein the measuring unit is a counter which adds the digital signals by repeating a count operation on each analog signal to be added.

5. A solid-state image pickup device according to claim 4 , wherein the counter is an up/down counter, which performs subtraction by performing a down count and an up count on first and second analog signals output from one of the unit pixels and which performs addition by repeating an up count on each analog signal of the plurality of unit pixels.

6. A solid-state image pickup device, comprising:

a pixel array unit including unit pixels which are two-dimensionally arranged in a matrix pattern, each unit pixel including a photoelectric converter, and column signal lines corresponding to respective columns of the matrix pattern;

a row scanning unit selectively controlling each unit pixel of the pixel array unit in units of rows;

a pair of column processing units, each including a plurality of analog-digital converting units, each analog-digital converting unit converting an analog signal output from a respective one of the unit pixels in each row selectively-controlled by the row scanning unit through the column signal lines to a respective digital signal, each analog-digital converting unit effectively adding together digital signals of plural pixels in a column during one horizontal scan period for a row;

a pair of column scanning units controlling output of the digital signals added in the analog-digital converting unit, a first portion of the unit pixels and their analog-digital converting units associated with one of the column scanning units, a second portion of the unit pixels and their analog-digital converting units associated with the other of the column scanning units;

respective selecting switches between the pixel array unit and the column scanning units;

a respective pair of output lines for transmitting the digital signals output from the analog-digital converting units under control by the column scanning units; and

a digital adder unit to which the output lines are connected and which adds together digital signals output from the column processing units,

wherein,

each analog-digital converting unit comprises (a) comparing means for comparing the analog signal output from each unit pixel with a reference voltage, and (b) measuring means for measuring comparison time in the comparing means from the start to the end of a comparing operation, the measuring means performing the effective addition of the digital signals,

the measuring means is a counter which forms the digital signals by repeating a count operation on each analog signal of the plurality of unit pixels, and

the counter is an up/down counter, which performs subtraction by performing a down count and an up count on first and second analog signals output from one of the unit pixels and which performs addition by repeating an up count on each analog signal of the plurality of unit pixels.

Priority Claims (2)
JP 2004-045943 · Feb 23, 2004 · national
JP 2004-208038 · Jul 15, 2004 · national
Continuity (4)
Continuation 12772573 · May 3, 2010
Continuation 12419077 · Apr 6, 2009
Division 11058851 · Feb 16, 2005
Related Publication 20110199526A1 · Aug 18, 2011