IP Library Granted Patent US 8,558,960
Granted Patent B2
US 8,558,960 · App. 13/227,092 · Granted Oct 15, 2013

Liquid crystal display device and method for manufacturing the same

Inventors: Shunpei Yamazaki (Tokyo, JP); Kaoru Hatano (Kanagawa, JP)
Assignee: Semiconductor Energy Laboratory Co., Ltd.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,558,960
App. No.
13/227,092
Granted
Oct 15, 2013
Kind
B2
Abstract

Provided is a method to manufacture a liquid crystal display device in which a contact hole for the electrical connection of the pixel electrode and one of the source and drain electrode of a transistor and a contact hole for the processing of a semiconductor layer are formed simultaneously. The method contributes to the reduction of a photography step. The transistor includes an oxide semiconductor layer where a channel formation region is formed.

Claims (48)

1. A liquid crystal display device comprising a pixel over a substrate, the pixel comprising:

a thin film transistor comprising:

an oxide semiconductor layer; and

a source electrode and a drain electrode which are electrically connected to the oxide semiconductor layer; and

a liquid crystal element comprising:

a pixel electrode electrically connected to one of the source electrode and the drain electrode; and

a liquid crystal material over the pixel electrode,

wherein the pixel electrode is in direct contact with a side surface of the oxide semiconductor layer in the pixel.

2. The liquid crystal display device according to claim 1 ,

wherein the thin film transistor further comprises a gate electrode and a gate insulating layer which is provided between the gate electrode and the oxide semiconductor layer, and

wherein the pixel electrode is in direct contact with a side surface of the gate insulating layer in the pixel.

3. The liquid crystal display device according to claim 2 ,

wherein the thin film transistor further comprises an insulating layer over the source electrode and the drain electrode,

wherein the insulating layer is in contact with the oxide semiconductor layer in a first region overlapping with the gate electrode, and

wherein the electrical contact of the pixel electrode with the one of the source electrode and the drain electrode is performed in a contact hole formed in the insulating layer.

4. The liquid crystal display device according to claim 1 , further comprising a base layer between the thin film transistor and the substrate,

wherein the pixel electrode is in direct contact with the base layer in the pixel.

5. The liquid crystal display device according to claim 1 , wherein the oxide semiconductor layer comprises an element selected from gallium and indium.

6. A liquid crystal display device comprising a pixel over a substrate, the pixel comprising:

a thin film transistor comprising:

an oxide semiconductor layer; and

a source electrode and a drain electrode which are electrically connected to the oxide semiconductor layer;

a liquid crystal element comprising:

a pixel electrode electrically connected to one of the source electrode and the drain electrode; and

a liquid crystal material over the pixel electrode; and

a capacitor comprising:

a capacitor wiring; and

a dielectric layer over the capacitor wiring,

wherein the pixel electrode extends over the dielectric layer so that the pixel electrode overlaps with the capacitor wiring with the dielectric layer interposed therebetween, and

wherein the pixel electrode is in direct contact with a side surface of the oxide semiconductor layer in the pixel.

7. The liquid crystal display device according to claim 6 ,

wherein the thin film transistor further comprises a gate electrode and a gate insulating layer which is provided between the gate electrode and the oxide semiconductor layer, and

wherein the pixel electrode is in direct contact with a side surface of the gate insulating layer in the pixel.

8. The liquid crystal display device according to claim 7 ,

wherein the thin film transistor further comprises an insulating layer over the source electrode and the drain electrode,

wherein the insulating layer is in contact with the oxide semiconductor layer in a region overlapping with the gate electrode, and

wherein the electrical contact of the pixel electrode with the one of the source electrode and the drain electrode is performed in a contact hole formed in the insulating layer.

9. The liquid crystal display device according to claim 6 , further comprising a base layer between the thin film transistor and the substrate,

wherein the pixel electrode is in direct contact with the base layer in the pixel.

10. The liquid crystal display device according to claim 6 , wherein the pixel electrode is in direct contact with a side surface of the dielectric layer.

11. The liquid crystal display device according to claim 6 ,

wherein the capacitor further comprises an electrode between the pixel electrode and the capacitor wiring, and

wherein the electrode is electrically connected to the pixel electrode.

12. The liquid crystal display device according to claim 6 , wherein the oxide semiconductor layer comprises an element selected from gallium and indium.

13. The liquid crystal display device according to claim 1 , wherein the substrate is flexible.

14. The liquid crystal display device according to claim 6 , wherein the substrate is flexible.

15. The liquid crystal display device according to claim 3 , wherein the insulating layer is further in direct contact with the oxide semiconductor layer in a second region which does not overlap with the gate electrode.

16. The liquid crystal display device according to claim 8 , wherein the insulating layer is further in direct contact with the oxide semiconductor layer in a second region which does not overlap with the gate electrode.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 20, 2011
From: YAMAZAKI, SHUNPEI; HATANO, KAORU
To: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.
Reel/Frame 026933/0195 →
Priority Claims (1)
JP 2010-204930 · Sep 13, 2010 · national
Continuity (1)
Related Publication 20120062814A1 · Mar 15, 2012