IP Library › Granted Patent US 8,575,678
Granted Patent B2
US 8,575,678 · App. 13/343,388 · Granted Nov 5, 2013

Semiconductor memory device with floating gate

Inventor: Yasuhiko Takemura (Kanagawa, JP)
Assignee: Semiconductor Energy Laboratory Co., Ltd.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,575,678
App. No.
13/343,388
Granted
Nov 5, 2013
Kind
B2
Abstract

To provide a semiconductor memory device having a floating gate which operates with a short channel. A high-work-function compound semiconductor having a work function of greater than or equal to 5.5 eV, such as indium nitride or zinc nitride, is used for the floating gate. Accordingly, the potential barrier of the floating gate insulating film between the substrate and the floating gate is higher than that of a conventional one, so that leakage of electric charge due to a tunnel effect can be reduced even if the thickness of the floating gate insulating film is made small. Since the thickness of the floating gate insulating film can be made small, the channel can be further shortened.

Claims (36)

1. A semiconductor memory device comprising;

a floating gate insulating film;

a floating gate over the floating gate insulating film;

a control gate insulating film over the floating gate; and

a control gate over the control gate insulating film

wherein the floating gate comprises an n-type semiconductor having a work function of greater than or equal to 5.5 eV, and

wherein the floating gate contains nitrogen and one selected from the group consisting of indium and zinc.

2. The semiconductor memory device according to claim 1 , wherein a carrier concentration in the floating gate is greater than or equal to 1×10 19 cm −3 .

3. The semiconductor memory device according to claim 1 , wherein a thickness of the floating gate insulating film is greater than or equal to 2 nm and less than or equal to 4 nm.

4. The semiconductor memory device according to claim 1 , wherein the floating gate contains hydrogen at a concentration of 0.01 atomic % to 10 atomic %.

5. The semiconductor memory device according to claim 1 , wherein the floating gate contains oxygen.

6. The semiconductor memory device according to claim 1 , wherein the floating gate comprises indium nitride.

7. A semiconductor memory device comprising;

a floating gate insulating film;

a floating gate over the floating gate insulating film;

a control gate insulating film over the floating gate; and

a control gate over the control gate insulating film

wherein the floating gate contains nitrogen at a concentration of greater than or equal to 5 atomic % and less than or equal to 50 atomic %, and one selected from the group consisting of zinc and indium.

8. The semiconductor memory device according to claim 7 , wherein a carrier concentration in the floating gate is greater than or equal to 1×10 19 cm −3 .

9. The semiconductor memory device according to claim 7 , wherein a thickness of the floating gate insulating film is greater than or equal to 2 nm and less than or equal to 4 nm.

10. The semiconductor memory device according to claim 7 , wherein the floating gate contains hydrogen at a concentration of 0.01 atomic % to 10 atomic %.

11. The semiconductor memory device according to claim 7 , wherein the floating gate contains oxygen.

12. The semiconductor memory device according to claim 7 , wherein a concentration of zinc is greater than or equal to 5 atomic % and less than or equal to 66.7 atomic %.

13. The semiconductor memory device according to claim 7 , wherein a concentration of indium is greater than or equal to 5 atomic % and less than or equal to 50 atomic %.

14. A semiconductor memory device comprising;

a semiconductor including a source and a drain:

a floating gate insulating film over the semiconductor; and

a floating gate over the floating gate insulating film,

wherein the semiconductor is a material whose electron affinity is 3.5 eV to 4.5 eV and whose band gap is equal to or less than 1.5 eV, and

wherein the floating gate comprises an n-type semiconductor having a work function of greater than or equal to 5.5 eV.

15. The semiconductor memory device according to claim 14 , wherein a carrier concentration in the floating gate is greater than or equal to 1×10 19 cm −3 .

16. The semiconductor memory device according to claim 14 , wherein a thickness of the floating gate insulating film is greater than or equal to 2 nm and less than or equal to 4 nm.

17. The semiconductor memory device according to claim 14 , wherein the floating gate contains hydrogen at a concentration of 0.01 atomic % to 10 atomic %.

18. The semiconductor memory device according to claim 14 , wherein the floating gate contains oxygen.

19. The semiconductor memory device according to claim 14 , wherein a impurity concentration of the semiconductor is less than or equal to 1×10 15 cm −3 .

20. The semiconductor memory device according to claim 14 , wherein halo regions are provided in contact with the source and the drain.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 6, 2012
From: TAKEMURA, YASUHIKO
To: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.
Reel/Frame 027493/0772 →
Priority Claims (1)
JP 2011-004716 · Jan 13, 2011 · national
Continuity (1)
Related Publication 20120181597A1 · Jul 19, 2012