IP Library Granted Patent US 8,582,324
Granted Patent B2
US 8,582,324 · App. 13/361,412 · Granted Nov 12, 2013

Pulse width modulation controller and method for output ripple reduction of a jittering frequency switching power supply

Inventors: Kun-Yu Lin (Pingtung County, TW); Tzu-Chen Lin (Taipei, TW); Pei-Lun Huang (Hsinchu County, TW)
Assignee: Richpower Microelectronics Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,582,324
App. No.
13/361,412
Granted
Nov 12, 2013
Kind
B2
Abstract

A pulse width modulation controller and method for output ripple reduction of a jittering frequency switching power supply detect the current of a power switch of the switching power supply to generate a current sense signal, and adjust the gain or the level of the current sense signal according to the switching frequency of the power switch to adjust the on time of the power switch, to reduce the output ripple of the switching power supply caused by the jittering frequency of the switching power supply.

Claims (22)

1. A pulse width modulation (PWM) controller for output ripple reduction of a jittering frequency switching power supply, for providing a switch signal to switch a power switch of the switching power supply, the PWM controller comprising:

an oscillator providing a clock having a jittering frequency to determine a switching frequency of the switch signal;

a programming amplifier amplifying a current sense signal extracted from a current of the power switch; and

a counter connected to the oscillator and the programming amplifier, counting the clock to generate a count value to adjust a gain of the programming amplifier to adjust an on-time of the switch signal.

2. The PWM controller of claim 1 , wherein the programming amplifier comprises:

a voltage-to-current converter converting the current sense signal into a first current;

a variable resistor having a resistance adjustable in response to the count value; and

a current mirror connected to the voltage-to-current converter and the variable resistor, mirroring the first current to generate a second current to the variable resistor to generate an amplified current sense signal.

3. A pulse width modulation (PWM) method for output ripple reduction of a jittering frequency switching power supply, for providing a switch signal to switch a power switch of the switching power supply, the PWM method comprising steps of:

generating the switch signal on basis of a clock having a jittering frequency and according to a current sense signal extracted from a current of the power switch;

counting the clock to generate a count value; and

adjusting a gain of the current sense signal according to the count value to adjust an on-time of the switch signal.

4. A pulse width modulation (PWM) controller for output ripple reduction of a jittering frequency switching power supply, for providing a switch signal to switch a power switch of the switching power supply, the PWM controller comprising:

an oscillator providing a clock having a jittering frequency to determine a switching frequency of the switch signal;

a jittering frequency modulator connected to the oscillator, operative to count the clock to generate a modulate signal;

a programming amplifier connected to the jittering frequency modulator, amplifying the modulate signal to generate an offset signal; and

an adder connected to the programming amplifier, responsive to the offset signal to shift a level of a current sense signal extracted from a current of the power switch to adjust an on-time of the switch signal.

5. A pulse width modulation (PWM) method for output ripple reduction of a jittering frequency switching power supply, for providing a switch signal to switch a power switch of the switching power supply, the PWM method comprising steps of:

generating the switch signal on basis of a clock having a jittering frequency and according to a current sense signal extracted from a current of the power switch;

counting the clock to generate a modulate signal;

generating an offset signal according to the modulate signal; and

shifting a level of the current sense signal according to the offset signal to adjust an on-time of the switch signal.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 11, 2020
From: RICHPOWER MICROELECTRONICS CORPORATION (KY)
To: RICHTEK TECHNOLOGY CORPORATION
Reel/Frame 052080/0758 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 19, 2012
From: LIN, KUN-YU; LIN, TZU-CHEN; HUANG, PEI-LUN
To: RICHPOWER MICROELECTRONICS CORPORATION
Reel/Frame 027888/0880 →
Priority Claims (1)
TW 100103910 A · Feb 1, 2011 · national
Continuity (1)
Related Publication 20120194162A1 · Aug 2, 2012