IP Library › Granted Patent US 8,593,551
Granted Patent B2
US 8,593,551 · App. 13/606,153 · Granted Nov 26, 2013

Solid-state imaging device and camera system

Inventor: Hiroki Ui (Tokyo, JP)
Assignee: Sony Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,593,551
App. No.
13/606,153
Granted
Nov 26, 2013
Kind
B2
Abstract

A method for manufacturing a solid-state imaging device including the steps of providing a pixel array including pixel circuits arranged in a matrix; and a pixel drive unit configured to drive the pixel array to perform a reset of the pixel array, a signal storage, and an output operation. The pixel drive unit includes a pixel reset control portion to supply a signal for resetting a pixel to the pixel circuits of a plurality of rows. The pixel reset control portion performs a reset control so that a row in which the reset signal is cancelled and a row in which the reset signal is continued always exist in one reset row change operation, and a row in which the reset signal continues to be supplied exists during two or more reset row change operations.

Claims (26)

1. A method of manufacturing a solid-state imaging device comprising the steps of:

providing a pixel array including a plurality of pixel circuits arranged in a matrix, each pixel circuit configured to convert a light signal into an electric signal and store the electric signal according to an exposure time; and

providing a pixel drive unit configured to drive the pixel array to perform a reset of the pixel array, a signal storage, and an output operation,

wherein,

the pixel drive unit includes a pixel reset control portion to supply a signal for resetting a pixel to the pixel circuits of a plurality of rows, and

the pixel reset control portion performs a reset control so that a row in which the reset signal is cancelled and a row in which the reset signal is continued always exist in one reset row change operation, and a row in which the reset signal continues to be supplied exists during two or more reset row change operations before start of an exposure period.

2. The method according to claim 1 , wherein a time interval of the reset row change operation in the reset control is constant.

3. The method according to claim 1 , wherein a time interval of the reset row change operation in the reset control varies.

4. The method according to claim 1 , wherein a time interval of the reset row change operation in the reset operation is not constant.

5. The method according to claim 1 , wherein a time interval of the reset row change operation in the reset operation varies partly or entirely.

6. The method according to claim 1 , wherein:

the pixel drive unit includes a shift register for designating a reset row, the shift register designates a plurality of reset rows by inputting continuous row designating signals, and

the reset row change operation is a shift operation of the shift register.

7. The method according to claim 6 , wherein:

the pixel drive unit performs an output control of the signal for resetting the pixel so that a shift-in of the row designating signal to the shift register is performed in synchronization with a shift clock so as to be sequentially shifted,

the row in which the reset signal is canceled and the row in which the reset signal is continued always exists in one reset row change operation, and

the row in which the reset signal continues to be supplied exists during two or more reset row change operations.

8. The method according to claim 1 , wherein the pixel drive unit includes a circuit for designating a single or a plurality of row addresses, and propagates a designation signal outputted by the circuit to another row to designate a plurality of reset rows.

9. The method according to claim 8 , wherein the circuit for designating the row address includes a shift register.

10. The method according to claim 8 , wherein the circuit for designating the row address includes an address decoder of a combination logic circuit.

11. A method for manufacturing a camera system comprising the steps of:

providing a solid-state imaging device including (i) an optical system for forming a photographic subject image at the imaging device (ii) a signal processing circuit for processing an output image signal of the imaging device,

wherein,

the solid-state imaging device includes a pixel array including a plurality of pixel circuits arranged in a matrix, wherein each of the pixel circuits converts a light signal into an electric signal and stores the electric signal according to an exposure time, and a pixel drive circuit configured to drive the pixel array to perform a reset of the pixel array, a signal storage, and an output operation;

the pixel drive unit includes a pixel reset control portion to supply a signal for resetting a pixel to the pixel circuits of a plurality of rows, and

the pixel reset control portion is performed so that a row in which the reset signal is canceled and a row in which the reset signal is continued always exist in one reset row change operation, a row in which the reset signal continues to be supplied exists during two or more reset row change operations before start of an exposure period.

Priority Claims (1)
JP 2007-241318 · Sep 18, 2007 · national
Continuity (2)
Continuation 12211283 · Sep 16, 2008
Related Publication 20120324714A1 · Dec 27, 2012