IP Library › Granted Patent US 8,623,752
Granted Patent B2
US 8,623,752 · App. 12/444,537 · Granted Jan 7, 2014

Ohmic electrode for SiC semiconductor, method of manufacturing ohmic electrode for SiC semiconductor, semiconductor device, and method of manufacturing semiconductor device

Inventors: Kazuhiro Fujikawa (Osaka, JP); Hideto Tamaso (Osaka, JP)
Assignee: Sumitomo Electric Industries, Ltd.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,623,752
App. No.
12/444,537
Granted
Jan 7, 2014
Kind
B2
Abstract

An ohmic electrode for SiC semiconductor that contains Si and Ni or an ohmic electrode for SiC semiconductor that further contains Au or Pt in addition to Si and Ni is provided. In addition, a method of manufacturing the ohmic electrode for SiC semiconductor, a semiconductor device including the ohmic electrode for SiC semiconductor, and a method of manufacturing the semiconductor device are provided.

Claims (31)

1. The ohmic electrode for SiC semiconductor, comprising:

a mixed layer of Si and Ni formed on an SiC semiconductor;

a metal layer implemented by an Au layer or a Pt layer formed on said mixed layer; and

an Ni layer formed on said metal layer, wherein said mixed layer of Si and Ni is in direct physical contact with said SiC semiconductor.

2. A semiconductor device having a p-type SiC semiconductor region and an n-type SiC semiconductor region, characterized in that the ohmic electrode for SiC semiconductor according to claim 1 is formed on said p-type SiC semiconductor region and the ohmic electrode for SiC semiconductor according to claim 1 is formed on said n-type SiC semiconductor region.

3. A method of manufacturing a semiconductor device, characterized in that formation of the ohmic electrode for SiC semiconductor according to claim 1 on a p-type SiC semiconductor region and formation of the ohmic electrode for SiC semiconductor according to claim 4 on an n-type SiC semiconductor region are simultaneously performed.

4. A method of manufacturing an ohmic electrode for SiC semiconductor, comprising the steps of:

forming an Si layer on an SiC semiconductor to come in direct physical contact with said SiC semiconductor; and

performing heat treatment of said mixed layer.

5. The method of manufacturing an ohmic electrode for SiC semiconductor according to claim 4 , wherein

a ratio between number of Si atoms and number of Ni atoms (number of Si atoms/number of Ni atoms) in said mixed layer is not smaller than 0.9 and not greater than 1.1.

6. A method of manufacturing an ohmic electrode for SiC semiconductor, comprising the steps of:

forming a first Ni layer on an SiC semiconductor to come in direct physical contact with said SiC semiconductor;

forming a metal layer implemented by an Au layer or a Pt layer on said first Ni layer;

forming a second Ni layer on said metal layer; and

performing heat treatment of a stack of said first Ni layer, said metal layer, and said second Ni layer.

7. A method of manufacturing an ohmic electrode for SiC semiconductor, comprising the steps of:

forming an Si layer on an SiC semiconductor;

forming a first Ni layer on said Si layer;

forming a metal layer implemented by an Au layer or a Pt layer on said first Ni layer;

forming a second Ni layer on said metal layer; and

performing heat treatment of a stack of said Si layer, said first Ni layer, said metal layer, and said second Ni layer.

8. The method of manufacturing an ohmic electrode for SiC semiconductor according to claim 7 , wherein

a ratio between number of Si atoms forming said Si layer and number of Ni atoms forming said first Ni layer (number of Si atoms/number of Ni atoms) is not smaller than 0.9 and not greater than 1.1.

9. A method of manufacturing an ohmic electrode for SiC semiconductor, comprising the steps of:

forming a mixed layer of Si and Ni on an SiC semiconductor;

forming a metal layer implemented by an Au layer or a Pt layer on said mixed layer;

forming an Ni layer on said metal layer; and

performing heat treatment of a stack of said mixed layer, said metal layer, and said Ni layer.

10. The method of manufacturing an ohmic electrode for SiC semiconductor according to claim 9 , wherein

a ratio between number of Si atoms and number of Ni atoms (number of Si atoms/number of Ni atoms) in said mixed layer is not smaller than 0.9 and not greater than 1.1.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 6, 2009
From: FUJIKAWA, KAZUHIRO; TAMASO, HIDETO
To: SUMITOMO ELECTRIC INDUSTRIES, LTD.
Reel/Frame 022508/0779 →
Priority Claims (1)
JP 2006-299349 · Nov 2, 2006 · national
Continuity (1)
Related Publication 20100102331A1 · Apr 29, 2010